參數(shù)資料
型號(hào)： AD9852/PCBZ
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 21/52頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9852
設(shè)計(jì)資源： AD9852 Eval Brd BOM
AD9852 Schematic
標(biāo)準(zhǔn)包裝： 1
系列： AgileRF™
類(lèi)型： 合成器
適用于相關(guān)產(chǎn)品： AD9852
相關(guān)產(chǎn)品： AD9852ASVZ-ND - IC DDS SYNTHESIZER CMOS 80-TQFP
AD9852ASTZ-ND - IC DDS SYNTHESIZER CMOS 80-LQFP
AD9852
Rev. E | Page 28 of 52
The two fixed elements of the transition time are the period of
the system clock (which drives the ramp rate counter) and the
number of amplitude steps (4096). For example, if the system
clock of the AD9852 is 100 MHz (10 ns period) and the ramp
rate counter is programmed for a minimum count of 3, two system
clock periods are required: one rising edge loads the countdown
value, and the next edge decrements the counter from 3 to 2. If the
countdown value is less than 3, the ramp rate counter stalls and
therefore produces a constant scaling value to the digital multiplier.
This stall condition may have an application for the user.
The relationship of the 8-bit countdown value to the time between
output pulses is given as
(N + 1) × System Clock Period
where N is the 8-bit countdown value.
A total of 4096 output pulses is required to advance the 12-bit
up-counter from zero scale to full scale. Therefore, the minimum
output shaped keying ramp time for a 100 MHz system clock is
4096 × 4 × 10 ns ≈ 164 μs
The maximum ramp time is
4096 × 256 × 10 ns ≈ 10.5 ms
Finally, by changing the logic state of Pin 30, output shaped
keying automatically performs the programmed output envelope
functions when OSK INT is high. A logic high on Pin 30 causes
the outputs to linearly ramp up to full-scale amplitude and hold
until the logic level is changed to low, causing the outputs to
ramp down to zero scale.
12-BIT DIGITAL
MULTIPLIER
12
(BYPASS MULTIPLIER)
OSK EN = 0
OSK EN = 1
OSK EN = 0
OSK EN = 1
12
DIGITAL
SIGNAL IN
USER-PROGRAMMABLE
12-BIT MULTIPLIER
OUTPUT SHAPED
KEYING MULTIPLIER
REGISTER
12
OSK INT = 1
OSK INT = 0
1
8-BIT RAMP
RATE
COUNTER
SYSTEM
CLOCK
ON/OFF OUTPUT SHAPED
KEYING PIN
12-BIT
UP/DOWN
COUNTER
DDS DIGITAL
OUTPUT
COSINE
DAC
00634-047
Figure 47. Block Diagram of the Digital Multiplier Section Responsible for the Output Shaped Keying Function
相關(guān)PDF資料
PDF描述
X24-009-DK KIT DEV 2.4GHZ 9600BPS W/RPSMA
0622022510 TOOL INSERTION 30POS 3ROWS
TC70V3I32K7680 OSCILLATOR 32.7680 KHZ 1.5V SMD
TC70M3I32K7680 OSCILLATOR 32.7680 KHZ 1.8V SMD
TC70N3I32K7680 OSCILLATOR 32.7680 KHZ 2.5V SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9853 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator
AD9853-45PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator
AD9853-65PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator
AD9853AS 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD9854 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:CMOS 300 MHz Quadrature Complete-DDS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*