- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄18714 > AD9852/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9852 PDF資料下載
參數(shù)資料
| 型號： | AD9852/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 25/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9852 |
| 設(shè)計資源： | AD9852 Eval Brd BOM AD9852 Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AgileRF™ |
| 類型： | 合成器 |
| 適用于相關(guān)產(chǎn)品： | AD9852 |
| 相關(guān)產(chǎn)品： | AD9852ASVZ-ND - IC DDS SYNTHESIZER CMOS 80-TQFP AD9852ASTZ-ND - IC DDS SYNTHESIZER CMOS 80-LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD9852
Rev. E | Page 31 of 52
PROGRAMMING THE AD9852
The AD9852 Register Layout table (Table 9) contains information
for programming a chip for a desired functionality. Although
many applications require very little programming to configure
the AD9852, some use all 12 accessible register banks. The
AD9852 supports an 8-bit parallel I/O operation or an SPI-
compatible serial I/O operation. All accessible registers can be
written and read back in either I/O operating mode.
S/P SELECT (Pin 70) is used to configure the I/O mode.
Systems that use a parallel I/O mode must connect the S/P
SELECT pin to VDD. Systems that operate in the serial I/O mode
must tie the S/P SELECT pin to GND.
Regardless of the mode, the I/O port data is written to a buffer
memory that only affects operation of the part after the contents
of the buffer memory are transferred to the register banks. This
transfer of information occurs synchronous to the system clock
in one of two ways:
The transfer is internally controlled at a rate programmed
by the user.
The transfer is externally controlled by the user. I/O opera-
tions can occur in the absence of REFCLK, but data cannot be
moved from the buffer memory to the register bank without
REFCLK. (See the Internal and External Update Clock
section for details.)
MASTER RESET
The MASTER RESET pin must be held at logic high active for
a minimum of 10 system clock cycles. This initializes the com-
munication bus and loads the default values listed in Table 9.
PARALLEL I/O OPERATION
With the S/P SELECT pin tied high, the parallel I/O mode is
active. The I/O port is compatible with industry-standard DSPs
and microcontrollers. Six address bits, eight bidirectional data
bits, and separate write/read control inputs comprise the I/O
port pins.
Parallel I/O operation allows write access to each byte of any
register in a single I/O operation of up to one per 10.5 ns.
Readback capability for each register is included to ease
designing with the AD9852.
Reads are not guaranteed at 100 MHz, because they are
intended for software debugging only.
Parallel I/O operation timing diagrams are shown in Figure 49
and Figure 50.
Table 8. REFCLK Multiplier Control Register Values
Reference Multiplier
Multiplier Value
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
4
0
1
0
5
0
1
0
1
6
0
1
0
7
0
1
8
0
1
0
9
0
1
0
1
10
0
1
0
1
0
11
0
1
0
1
12
0
1
0
13
0
1
0
1
14
0
1
0
15
0
1
16
1
0
17
1
0
1
18
1
0
1
0
19
1
0
1
20
1
0
1
0
SERIAL PORT I/O OPERATION
With the S/P SELECT pin tied low, the serial I/O mode is
active. The AD9852 serial port is a flexible, synchronous, serial
communication port, allowing easy interface to many industry-
standard microcontrollers and microprocessors. The serial I/O
is compatible with most synchronous transfer formats, including
both the Motorola 6905/11 SPI and Intel 8051 SSR protocols.
The interface allows read/write access to all 12 registers that
configure the AD9852 and can be configured as a single-pin
I/O (SDIO) or two unidirectional pins for input and output
(SDIO/SDO). Data transfers are supported in MSB- or LSB-
first format at up to 10 MHz.
When configured for serial I/O operation, most pins from the
AD9852 parallel port are inactive; only some pins are used for
serial I/O operation. Table 10 describes pin requirements for
serial I/O operation.
When operating the device in the serial I/O mode, it is best to
use the external I/O update clock mode to avoid an I/O update
clock occurring during a serial communication cycle. Such an
occurrence may cause incorrect programming due to a partial
data transfer. Therefore, users should write to the device between
I/O update clocks. To exit the default internal update mode,
program the device for external update operation at power-up
before starting the REFCLK signal but after a master reset.
Starting the REFCLK causes this information to transfer to the
register bank, forcing the device to switch to external update mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X24-009-DK | KIT DEV 2.4GHZ 9600BPS W/RPSMA |
| 0622022510 | TOOL INSERTION 30POS 3ROWS |
| TC70V3I32K7680 | OSCILLATOR 32.7680 KHZ 1.5V SMD |
| TC70M3I32K7680 | OSCILLATOR 32.7680 KHZ 1.8V SMD |
| TC70N3I32K7680 | OSCILLATOR 32.7680 KHZ 2.5V SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9853 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-45PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-65PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853AS | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9854 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MHz Quadrature Complete-DDS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。