參數(shù)資料
型號(hào)： ADSP-21469KBCZ-3
廠商： Analog Devices Inc
文件頁數(shù)： 27/72頁
文件大?。?/td> 0K
描述： IC DSP 32/40BIT 400MHZ 324BGA
產(chǎn)品變化通告： Pin Function Change 08/Mar/2012
標(biāo)準(zhǔn)包裝： 1
系列： SHARC®
類型： 浮點(diǎn)
接口： DAI，DPI，EBI/EMI，I²C，SCI，SPI，SSP，UART/USART
時(shí)鐘速率： 400MHz
非易失內(nèi)存： 外部
芯片上RAM： 5Mb
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.05V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 324-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 324-CSPBGA
包裝： 托盤
ADSP-21469
Rev. 0
|
Page 33 of 72
|
June 2010
AMI Read
Use these specifications for asynchronous interfacing to memo-
ries. Note that timing for AMI_ACK, AMI_DATA, AMI_RD,
AMI_WR, and strobe timing parameters only apply to asyn-
chronous access mode.
Table 30. Memory Read
Parameter
Min
Max
Unit
Timing Requirements
tDAD
Address, Selects Delay to Data Valid1, 2
W + tDDR2_CLK –5.4
ns
tDRLD
AMI_RD Low to Data Valid1
W – 3.2
ns
tSDS
Data Setup to AMI_RD High
2.5
ns
tHDRH
Data Hold from AMI_RD High3, 4
0ns
tDAAK
AMI_ACK Delay from Address, Selects2, 5
tDDR2_CLK –9.5 + W
ns
tDSAK
AMI_ACK Delay from AMI_RD Low4
W – 7.0
ns
Switching Characteristics
tDRHA
Address Selects Hold After AMI_RD High
RH + 0.20
ns
tDARL
Address Selects to AMI_RD Low2
tDDR2_CLK – 3.8
ns
tRW
AMI_RD Pulse Width
W – 1.4
ns
tRWR
AMI_RD High to AMI_RD Low
HI + tDDR2_CLK – 1
ns
W = (number of wait states specified in AMICTLx register) × tDDR2_CLK.
RHC = (number of Read Hold Cycles specified in AMICTLx register) × tDDR2_CLK
Where PREDIS = 0
HI = RHC: Read to Read from same bank
HI = RHC + IC: Read to Read from different bank
HI = RHC + Max (IC, (4 × tDDR2_CLK)): Read to Write from same or different bank
Where PREDIS = 1
HI = RHC + Max(IC, (4 × tDDR2_CLK)): Read to Write from same or different bank
HI = RHC + (3 × tDDR2_CLK): Read to Read from same bank
HI = RHC + Max(IC, (3 × tDDR2_CLK)): Read to Read from different bank
IC = (number of idle cycles specified in AMICTLx register) × tDDR2_CLK
H = (number of hold cycles specified in AMICTLx register) × tDDR2_CLK
1 Data delay/setup: System must meet tDAD, tDRLD, or tSDS.
2 The falling edge of AMI_MSx, is referenced.
3 Note that timing for AMI_ACK, AMI_DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.
4 Data hold: User must meet tHDRH in asynchronous access mode. See Test Conditions on Page 58 for the calculation of hold times given capacitive and dc loads.
5 AMI_ACK delay/setup: User must meet t
DAAK, or tDSAK, for deassertion of AMI_ACK (low).
相關(guān)PDF資料
PDF描述
DS1620S+ IC THERMOMETER/STAT DIG 8-SOIC
XC2C384-10FGG324I IC CR-II CPLD 384MCELL 324-FBGA
MAX31855JASA+ IC CONV THERMOCOUPLE-DGTL 8SOIC
VE-B1N-CW-B1 CONVERTER MOD DC/DC 18.5V 100W
ADSP-21489BSWZ-4B IC CCD SIGNAL PROCESSOR 176LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21469KBCZ-4 功能描述:IC DSP 32/40BIT 450MHZ 324BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C，McASP，McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP21469KBCZENG 制造商:Analog Devices 功能描述:
ADSP-21469KBCZ-ENG 制造商:Analog Devices 功能描述:FXD PT PROC - Trays
ADSP-21469KBCZ-X 制造商:Analog Devices 功能描述:FXD PT PROC - Trays
ADSP-21469KBZ-EN 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*