參數(shù)資料
型號(hào)： AM188ER-25KCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： CA-BAYONET
中文描述： 16-BIT, 25 MHz, MICROCONTROLLER, PQFP100
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 30/112頁(yè)
文件大?。?/td> 2878K
代理商： AM188ER-25KCW
30
Am186
TM
ER and Am188
TM
ER Microcontrollers Data Sheet
DRAFT
PIN DESCRIPTIONS
Pins Used by Emulators
The following pins are used by emulators: A19
–A0,
AO15–AO8, AD7–AD0, ALE, BHE/ADEN (on the
Am186ER microcontroller), CLKOUTA, RFSH2/ADEN
(on the Am188ER microcontroller), RD, S2, S1/IMDIS,
S0/SREN, S6/CLKSEL1, and UZI/CLKSEL2.
Emulators require that S6/CLKSEL1 and UZI/
CLKSEL2 be configured in their normal functionality,
that is, as S6 and UZI. If BHE/ADEN (on the Am186ER
microcontroller) or RFSH2/ADEN (on the Am188ER
microcontroller) is held Low during the rising edge of
tionality and cannot be programmed as PIOs.
A19–A0
(A19/PIO9, A18/PIO8, A17/PIO7)
Address Bus (output, three-state, synchronous)
These pins supply nonmultiplexed memory or I/O ad-
dresses to the system one-half of a CLKOUTA period
earlier than the multiplexed address and data bus
(AD15–AD0 on the Am186ER microcontroller or
AO15–AO8 and AD7–AD0 on the Am188ER microcon-
troller). During a bus hold or reset condition, the ad-
dress bus is in a high-impedance state.
AD7–AD0
Address and Data Bus (input/output, three-state,
synchronous, level-sensitive)
These time-multiplexed pins supply partial memory or
I/O addresses, as well as data, to the system. AD7–
AD0 supply the low-order 8 bits of an address to the
system during the first period of a bus cycle (t
1
). On a
write, these pins supply data to the system during the
remaining periods of that cycle (t
2
, t
3
, and t
4
). On a
read, these pins latch data at the end of t
3
.
Also, if S0/SREN (show read enable) was pulled Low
during reset or if the SR bit is set in the Internal Memory
Chip Select (IMCS) Register, these pins supply the
data read from internal memory during t
3
and t
4
.
On the Am186ER microcontroller, AD7–AD0 combine
with AD15–AD8 to form a complete multiplexed ad-
On the Am188ER microcontroller, AD7–AD0 combine
with AO15–AO8 to form a complete multiplexed ad-
dress bus while AD7–AD0 is the 8-bit data bus.
The address phase of these pins can be disabled. See
the ADEN description with the BHE/ADEN pin. When
WLB is negated, these pins are three-stated during t
2
,
t
3
, and t
4
.
During a bus hold or reset condition, the address and
data bus are in a high-impedance state.
During a power-on reset, the address and data bus
pins (AD15–AD0 for the Am186ER microcontroller,
AO15–AO8 and AD7–AD0 for the Am188ER microcon-
troller) can also be used to load system configuration
information into the internal reset configuration regis-
ter. The system information is latched on the rising
edge of RES.
AD15–AD8 (Am186ER Microcontroller)
Address and Data Bus (input/output, three-state,
synchronous, level-sensitive)
These time-multiplexed pins supply partial memory or
AD8 supply the high-order 8 bits of an address to the
system during the first period of a bus cycle (t
1
). On a
write, these pins supply data to the system during the
remaining periods of that cycle (t
2
, t
3
, and t
4
). On a
read, these pins latch data at the end of t
3
.
Also, if S0/SREN (show read enable) was pulled Low
during reset or if the SR bit is set in the Internal Memory
Chip Select (IMCS) Register, these pins supply the
data read from internal memory during t
3
and t
4
.
On the Am186ER microcontroller, AD15–AD8 combine
with AD7–AD0 to form a complete multiplexed address
and 16-bit data bus.
The address phase of these pins can be disabled. See
the ADEN description with the BHE/ADEN pin. When
WHB is negated, these pins are three-stated during t
2
,
t
3
, and t
4.
During a bus hold or reset condition, the address and
data bus is in a high-impedance state.
During a power-on reset, the address and data bus
pins (AD15–AD0 for the Am186ER microcontroller,
AO15–AO8 and AD7–AD0 for the Am188ER microcon-
troller) can also be used to load system configuration
information into the internal reset configuration regis-
ter. The system information is latched on the rising
edge of RES.
AO15–AO8 (Am188ER Microcontroller)
Address-Only Bus (output, three-state,
synchronous, level-sensitive)
On the Am188ER microcontroller, the address-only
bus (AO15–AO8) contains valid high-order address bits
from bus cycles t
1
–t
4
. These outputs are three-stated
during a bus hold or reset.
On the Am188ER microcontroller, AO15–AO8 combine
with AD7–AD0 to form a complete multiplexed address
bus while AD7–AD0 is the 8-bit data bus.
On the Am188ER microcontroller during a power-on
reset, the AO15–AO8 and AD7–AD0 pins can also be
used to load system configuration information into an
internal register for later use.
相關(guān)PDF資料
PDF描述
AM20E-2402SC 20 watt dc-dc converters
AM20E-2403SC 20 watt dc-dc converters
AM20E-2405SC 20 watt dc-dc converters
AM20E-4802SC 20 watt dc-dc converters
AM20E-4803SC 20 watt dc-dc converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM188ER-25KI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
AM188ER-25KIW 制造商:Advanced Micro Devices 功能描述:MCU 16-bit E86 CISC ROMLess 3.3V 100-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:MCU 16-bit E86 CISC ROMLess 3.3V 100-Pin PQFP
AM188ER-25VC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
AM188ER-25VCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers with RAM
AM188ER-25VD\\W 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*