- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366344 > AM188ER-25KCW (ADVANCED MICRO DEVICES INC) CA-BAYONET PDF資料下載
參數(shù)資料
| 型號： | AM188ER-25KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CA-BAYONET |
| 中文描述： | 16-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 32/112頁 |
| 文件大小： | 2878K |
| 代理商： | AM188ER-25KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
32
Am186
TM
ER and Am188
TM
ER Microcontrollers Data Sheet
DRAFT
must be able to deassert HOLD and allow the micro-
controller access to the bus. See the timing diagrams
for bus hold on page 101. This pin is three-stated dur-
ing ONCE mode.
HOLD
Bus Hold Request (input, synchronous,
level-sensitive)
This pin indicates to the microcontroller that an external
bus master needs control of the local bus. For more in-
formation, see the HLDA pin description.
DRQ1–DRQ0
(DRQ1/PIO13, DRQ0/PIO12)
DMA Requests (input, synchronous,
level-sensitive)
These pins indicate to the microcontroller that an exter-
nal device is ready for DMA channel 1 or channel 0 to
perform a transfer. DRQ1–DRQ0 are level-triggered
and internally synchronized.
The DRQ signals are not latched and must remain ac-
tive until serviced.
DT/R/PIO4
synchronous)
This pin indicates which direction data should flow
through an external data-bus transceiver. When DT/R
is asserted High, the microcontroller transmits data.
When this pin is deasserted Low, the microcontroller
receives data. DT/R is three-stated during a bus hold or
reset condition.
GND
Ground
The ground pins connect the system ground to the mi-
crocontroller.
HLDA
Bus Hold Acknowledge (output, synchronous)
When an external bus master requests control of the
local bus (by asserting HOLD), the microcontroller
completes the bus cycle in progress and then relin-
quishes control of the bus to the external bus master by
asserting HLDA and floating DEN, RD, WR, S2–S0,
AD15–AD0, S6, A19–A0, BHE, WHB, WLB, and DT/R,
and then driving the chip selects UCS, LCS, MCS3–
MCS0, PCS6–PCS5, and PCS3–PCS0 High.
When the external bus master has finished using the
local bus, it indicates this to the microcontroller by
deasserting HOLD. The microcontroller responds by
deasserting HLDA.
If the microcontroller requires access to the bus (that is,
for refresh), it will deassert HLDA before the external
The Am186ER and Am188ER microcontrollers’ HOLD
latency time, the time between HOLD request and
HOLD acknowledge, is a function of the activity occur-
ring in the processor when the HOLD request is re-
ceived. A HOLD request is second only to DRAM or
PSRAM refresh requests in priority of activity requests
received by the processor. This implies that if a HOLD
request is received just as a DMA transfer begins, the
HOLD latency can be as great as four bus cycles. This
occurs if a DMA word transfer operation is taking place
(Am186ER microcontroller only) from an odd address
to an odd address. This is a total of 16 clock cycles or
more if wait states are required. In addition, if locked
transfers are performed, the HOLD latency time is in-
creased by the length of the locked transfer.
INT0
Maskable Interrupt Request 0 (input,
asynchronous)
This pin indicates to the microcontroller that an inter-
rupt request has occurred. If the INT0 pin is not
masked, the microcontroller transfers program execu-
tion to the location specified by the INT0 vector in the
microcontroller interrupt vector table.
Interrupt requests are synchronized internally and can
be edge-triggered or level-triggered. To guarantee in-
terrupt recognition, the requesting device must con-
tinue asserting INT0 until the request is acknowledged.
INT1/SELECT
Maskable Interrupt Request 1 (input,
asynchronous)
Slave Select (input, asynchronous)
INT1
—This pin indicates to the microcontroller that an
interrupt request has occurred. If INT1 is not masked,
the microcontroller transfers program execution to the
location specified by the INT1 vector in the microcon-
troller interrupt vector table.
Interrupt requests are synchronized internally and can
be edge-triggered or level-triggered. To guarantee in-
terrupt recognition, the requesting device must con-
tinue asserting INT1 until the request is acknowledged.
SELECT
—When the microcontroller interrupt control
unit is operating as a slave to an external master inter-
rupt controller, this pin indicates to the microcontroller
that an interrupt type appears on the address and data
bus. The INT0 pin must indicate to the microcontroller
that an interrupt has occurred before the SELECT pin
indicates to the microcontroller that the interrupt type
appears on the bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM20E-2402SC | 20 watt dc-dc converters |
| AM20E-2403SC | 20 watt dc-dc converters |
| AM20E-2405SC | 20 watt dc-dc converters |
| AM20E-4802SC | 20 watt dc-dc converters |
| AM20E-4803SC | 20 watt dc-dc converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM188ER-25KI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| AM188ER-25KIW | 制造商:Advanced Micro Devices 功能描述:MCU 16-bit E86 CISC ROMLess 3.3V 100-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:MCU 16-bit E86 CISC ROMLess 3.3V 100-Pin PQFP |
| AM188ER-25VC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| AM188ER-25VCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers with RAM |
| AM188ER-25VD\\W | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。