參數(shù)資料
型號(hào)： AM188ER-25KCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： CA-BAYONET
中文描述： 16-BIT, 25 MHz, MICROCONTROLLER, PQFP100
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 49/112頁(yè)
文件大?。?/td> 2878K
代理商： AM188ER-25KCW
Am186
TM
ER and Am188
TM
ER Microcontrollers Data Sheet
49
DRAFT
CHIP-SELECT UNIT
The Am186ER and Am188ER microcontrollers contain
logic that provides programmable chip-select genera-
tion for both memories and peripherals. The logic can
be programmed to provide external ready and wait-
state generation and latched address bits A1 and A2.
The chip-select lines are active for all memory and I/O
cycles in their programmed areas, whether they are
generated by the CPU or by the integrated DMA unit.
Chip-Select Timing
The timing for the UCS and LCS outputs is modified
from the original Am186 microcontroller. These outputs
dress bus for normal memory timing. To enable these
outputs to be available earlier in the bus cycle, the num-
ber of programmable memory size selections has been
reduced.
Ready and Wait-State Programming
The Am186ER and Am188ER microcontrollers can be
programmed to sense a ready signal for each of the ex-
ternal peripheral or memory chip-select lines. The ex-
ternal ready signal can be either the ARDY or SRDY
signal as shown in Figure 11. For diagrams of the syn-
chronous ready waveforms and asynchronous ready
waveforms, refer to page 97. Each external chip-select
control register (UMCS, LMCS, MMCS, PACS, and
MPCS) contains a single-bit field that determines
whether the external ready signal is required or ig-
nored. The internal memory ignores the external ready
signal.
The number of wait states to be inserted for each ac-
cess to an external peripheral or memory region is pro-
grammable. The chip-select control registers for UCS,
LCS, MCS
3–MCS0, PCS6, and PCS5 contain a two-bit
field that determines the number of wait states from
zero to three to be inserted. PCS3–PCS0 use three bits
to provide additional values of 5, 7, 9, and 15 wait
states. The chip-select control register for internal
When external ready is required, internally pro-
grammed wait states will always complete before exter-
nal ready can terminate or extend a bus cycle. For
example, if the internal wait states are set to insert two
wait states, the processor samples the external ready
pin during the first wait cycle. If external ready is as-
serted at that time, the access completes after six cy-
cles (four cycles plus two wait states). If external ready
is not asserted during the first wait state, the access is
extended until ready is asserted, which is followed by
one more wait state followed by t
4
.
Figure 11. ARDY and SRDY Synchronization Logic Diagram
Q
Rising Edge
D
Q
Falling Edge
Q
Falling Edge
Bus Ready
SRDY
CLKOUTA
ARDY
相關(guān)PDF資料
PDF描述
AM20E-2402SC 20 watt dc-dc converters
AM20E-2403SC 20 watt dc-dc converters
AM20E-2405SC 20 watt dc-dc converters
AM20E-4802SC 20 watt dc-dc converters
AM20E-4803SC 20 watt dc-dc converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM188ER-25KI/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
AM188ER-25KIW 制造商:Advanced Micro Devices 功能描述:MCU 16-bit E86 CISC ROMLess 3.3V 100-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:MCU 16-bit E86 CISC ROMLess 3.3V 100-Pin PQFP
AM188ER-25VC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor
AM188ER-25VCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers with RAM
AM188ER-25VD\\W 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*