參數(shù)資料
型號： AM79C970A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： PCnet - 2的PCI單芯片全雙工以太網控制器，適用于PCI總線產品
文件頁數(shù)： 110/219頁
文件大?。?/td> 1065K
代理商： AM79C970A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁當前第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
110
Am79C970A
6–0
LAYOUT
PCI configuration space layout.
Read as ZEROs, write opera-
tions have no effect. The layout
of the PCI configuration space
locations 10h to 3Ch is as shown
in the table at the beginning of
this section.
PCI I/O Base Address Register (Offset 10h)
The PCI I/O Base Address register is a 32-bit register
that determines the location of the PCnet-PCI II control-
ler I/O resources in all of I/O space. It is located at offset
10h in the PCI Configuration Space.
31–5 IOBASE
I/O base address most signifi-
cant 27 bits. These bits are writ-
ten by the host to specify the
location of the PCnet-PCI II con-
troller I/O resources in all of I/O
space. IOBASE must be written
with a valid address before the
PCnet-PCI II controller slave I/O
mode is turned on by setting the
IOEN bit (PCI Command regis-
ter, bit 0).
When the PCnet-PCI II controller
is enabled for I/O mode (IOEN is
set), it monitors the PCI bus for
a valid I/O command. If the value
on AD[31:5] during the address
phase of the cycles matches
the value of IOBASE, the
PCnet-PCI II controller will drive
DEVSEL
indicating it will re-
spond to the access.
IOBASE is read and written by
the host. IOBASE is cleared by
H_RESET and is not affected by
S_RESET or by setting the
STOP bit.
I/O size requirements. Read as
ZEROs, write operations have
no effect.
IOSIZE indicates the size of the
I/O space the PCnet-PCI II con-
troller requires. When the host
writes a value of FFFF FFFFh to
the I/O Base Address register,
it will read back a value of ZERO
in bits 4–2. That indicates a
PCnet-PCI II controller I/O space
requirement of 32 bytes.
Reserved location. Read as
ZERO, write operations have
no effect.
I/O space indicator. Read as
ONE, write operations have no
effect. Indicating that this base
address register describes an I/O
base address.
4–2
IOSIZE
1
RES
0
IOSPACE
PCI Memory Mapped I/O Base Address Register
(Offset 14h)
The PCI Memory Mapped I/O Base Address register is a
32-bit register that determines the location of the
PCnet-PCI II controller I/O resources in all of memory
space. It is located at offset 14h in the PCI
Configuration Space.
Bit
Name
Description
31–5MEMBASE
Memory mapped I/O base ad-
dress most significant 27 bits.
These bits are written by the host
to specify the location of the
PCnet-PCI II controller I/O re-
sources in all of memory space.
MEMBASE must be written
with a valid address before the
PCnet-PCI II controller slave
memory mapped I/O mode is
turned on by setting the MEMEN
bit (PCI Command register,
bit 1).
When the PCnet-PCI II controller
is enabled for memory mapped
I/O mode (MEMEN is set), it
monitors the PCI bus for a valid
memory command. If the value
on AD[31:5] during the address
phase of the cycles matches the
value
of
MEMBASE,
PCnet-PCI II controller will drive
DEVSEL
indicating it will re-
spond to the access.
MEMBASE is read and written by
the host. MEMBASE is cleared
by H_RESET and is not affected
by S_RESET or by setting the
STOP bit.
Memory mapped I/O size re-
quirements. Read as ZEROs,
write operations have no effect.
MEMSIZE indicates the size of
the
memory
PCnet-PCI II controller requires.
When the host writes a value of
FFFF FFFFh to the Memory
Mapped I/O Base Address regis-
ter, it will read back a value of
ZERO in bit 4. That indicates a
PCnet-PCI II controller memory
space requirement of 32 bytes.
Prefetchable. Read as ZERO,
write operations have no effect.
Indicates that memory space
controlled by this base address
register is not prefetchable. Data
in the memory mapped I/O space
cannot be prefetched. Because
one of I/O resources in this
the
4
MEMSIZE
space
the
3
PREFETCH
相關PDF資料
PDF描述
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*