- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970A (Advanced Micro Devices, Inc.) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | PCnet - 2的PCI單芯片全雙工以太網(wǎng)控制器，適用于PCI總線產(chǎn)品 |
| 文件頁數(shù)： | 81/219頁 |
| 文件大小： | 1065K |
| 代理商： | AM79C970A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當(dāng)前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
81
Am79C970A
machine is active as is the collision detection logic. The
programming of MENDECL has no effect in this mode.
Miscellaneous Loopback Features
All transmit and receive function programming, such as
automatic transmit padding and receive pad stripping,
operates identically in loopback as in normal operation.
Loopback mode can be performed with any frame size.
Runt Packet Accept is internally enabled (RPA bit in
CSR124 is not affected) when any loopback mode is in-
voked. This is to be backwards compatible to the
C-LANCE (Am79C90) software.
Since the PCnet-PCI II controller has two FCS genera-
tors there are no more restrictions on FCS generation or
checking or on testing multicast address detection as
they exist in the half-duplex PCnet family devices and in
the C-LANCE and ILACC. On receive the PCnet-PCI II
controller now provides true FCS status. The descriptor
for a frame with an FCS error will have the FCS bit
(RMD1, bit 27) set to ONE. The FCS generator on the
transmit side can still be disabled by setting DXMTFCS
(CSR15, bit 3) to ONE.
In internal loopback operation the PCnet-PCI II control-
ler provides a special mode to test the collision logic.
When FCOLL (CSR15, bit 4) is set to ONE, a collision is
forced during every transmission attempt. This will re-
sult in a Retry error.
Magic Packet Mode
Magic Packet mode is enabled by performing three
steps. First, the PCnet-PCI II controller must be put into
suspend mode (see description of CSR5, bit 0), allowing
any current network activity to finish. Next, MPMODE
(CSR5, bit 1) must be set to ONE if it has not been set
already. Finally, either
SLEEP
must be asserted (hard-
ware control) or MPEN (CSR5, bit 2) must be set to ONE
(software control).
In Magic Packet mode, the PCnet-PCI II controller re-
mains fully powered-up (all V
DD
and V
DDB
pins must re-
main at their supply levels). The device will not generate
any bus master transfers. No transmit operations will be
initiated on the network. The device will continue to re-
ceive frames from the network, but all frames will be
automatically flushed from the receive FIFO. Slave ac-
cesses to the PCnet-PCI II controller are still possible.
Magic Packet mode can be disabled at any time by
deasserting
SLEEP
or clearing MPEN.
A Magic Packet frame is a frame that is addressed to the
PCnet-PCI II controller and contains a data sequence in
its data field made up of sixteen consecutive physical
addresses (PADR[47:0]). The PCnet-PCI II controller
will search incoming frames until it finds a Magic Packet
frame. The device starts scanning for the sequence af-
ter processing the Length field of the frame. The data se-
quence can begin anywhere in the data field of the
frame, but must be detected before the PCnet-PCI II
controller reaches the frame’s FCS field. The PCnet-
PCI II controller is designed such that it does not need
the synchronization sequence (6 bytes of all ONEs
(“FFFFFFFFFFFFh”) at the beginning of the data field),
to correctly recognize the proper data sequence. How-
ever, any deviation of the incoming frame’s Magic Pack-
et data sequence from the required physical address
sequence, even by a single bit, will prevent the detection
of that frame as a Magic Packet frame.
The PCnet-PCI II controller supports two different
modes of address detection for a Magic Packet frame. If
MPPLBA (CSR5, bit 5) is at its default value of ZERO,
the PCnet-PCI II controller will only detect a Magic
Packet frame if the destination address of the frame
matches the content of the physical address register
(PADR). If MPPLBA is set to ONE, the destination ad-
dress of the Magic Packet frame can be unicast, multi-
cast, or broadcast. Note that the setting of MPPLBA
only effects the address detection of the Magic Packet
frame. The Magic Packet data sequence must be made
up of sixteen consecutive physical addresses
(PADR[47:0]), even if the packet contains a valid desti-
nation address that is not the physical address.
When the PCnet-PCI II controller detects a Magic Pack-
et frame, it sets MPINT (CSR5, bit 4) to ONE. If INEA
(CSR0, bit 6) and MPINTE (CSR5, bit 3) are set to ONE,
INTA
will be asserted. The interrupt signal can be used
wake up the system. As an alternative, one of the four
LED pins can be programmed to indicated that a Magic
Packet frame has been received. MPSE (BCR4–7, bit 9)
must be set to ONE to enable that function. Note that the
polarity of the LED pin can be programmed to be active
High by setting LEDPOL (BCR4–7, bit 14) to ONE.
Once a Magic Packet frame is detected, the PCnet-PCI
II controller will discard the frame internally, but will not
resume normal transmit and receive operations until
SLEEP
is deasserted or MPEN is cleared, disabling
Magic Packet mode. Once either of these events has
occurred indicating that the system has detected the as-
sertion of
INTA
or an LED pin and is now “awake”, the
controller will continue polling the receive and transmit
descriptor rings where it left off. Reinitialization should
not be performed.
If Magic Packet mode is disabled by the deassertion of
SLEEP
, then in order to immediately reenable Magic
Packet mode, the
SLEEP
pin must remain deasserted
for at least 200 ns before it is reasserted. If Magic Packet
mode is disabled by clearing MPEN, then it may be im-
mediately reenabled by setting MPEN back to ONE.
The bus interface clock (CLK) must continue running if
INTA
is used to indicate the detection of a magic packet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。