參數(shù)資料
型號: AM79C970A
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述: PCnet - 2的PCI單芯片全雙工以太網(wǎng)控制器,適用于PCI總線產(chǎn)品
文件頁數(shù): 95/219頁
文件大?。?/td> 1065K
代理商: AM79C970A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
95
Am79C970A
EEPROM MAP
The automatic EEPROM read operation will access 18
words (i.e. 36 bytes) of the EEPROM. The format of the
EEPROM contents is shown below, beginning with the
byte that resides at the lowest EEPROM address:
Table 12. EEPROM Content
Word
Address
Byte
Addr.
Byte
Addr.
Most Significant Byte
Least Significant Byte
00h
01h
Second byte of the ISO 8802-3
(IEEE/ANSI 802.3) station physical
address for this node
00h
First byte of the ISO 8802-3
(IEEE/ANSI 802.3) station physical
address for this node, where first byte
refers to the first byte to appear on
the 802.3 medium
(Lowest
EEPROM
address)
01h
03h
Fourth byte of the node address
02h
Third byte of the node address
02h
05h
Sixth byte of the node address
04h
Fifth byte of the node address
03h
07h
Reserved Location: must be 00h
06h
Reserved location must be 00h
04h
09h
Hardware ID: must be 11h if compatibility
to AMD drivers is desired
08h
Reserved location must be 00h
05h
0Bh
User programmable space
0Ah
User programmable space
06h
0Dh
MSByte of two-byte checksum, which is the
is the sum of bytes 00h–0Bh and bytes
0Eh and 0Fh
0Ch
LSByte of two-byte checksum, which
is the sum of bytes 00h–0Bh and bytes
0Eh and 0Fh
07h
0Fh
Must be ASCII W (57h) if compatibility to
AMD driver software is desired
0Eh
Must be ASCII W (57h) if compatibility to
AMD driver software is desired
08h
11h
BCR4[15:8] (Link Status LED)
10h
BCR4[7:0] (Link Status LED)
09h
13h
BCR5[15:8] (LED1 Status)
12h
BCR5[7:0] (LED1 Status)
0Ah
15h
BCR18[15:8] (Burst and Bus Control)
14h
BCR18[7:0] (Burst and Bus Control)
0Bh
17h
BCR2[15:8] (Miscellaneous Configuration)
16h
BCR2[7:0] (Miscellaneous Configuration)
0Ch
19h
BCR6[15:8] (LED2 Status)
18h
BCR6[7:0] (LED2 Status)
0Dh
1Bh
BCR7[15:8] (LED3 Status)
1Ah
BCR7[7:0] (LED3 Status)
0Eh
1Dh
BCR9[15:8] (Full-Duplex Control)
1Ch
BCR9[7:0] (Full-Duplex Control)
0Fh
1Fh
Checksum adjust byte for the first 36 bytes
of the EEPROM contents, checksum of the
first 36 bytes of the EEPROM should
total to FFh
1Eh
Reserved location must be 00h
10h
21h
BCR22[15:8] (PCI Latency)
20h
BCR22[7:0] (PCI Latency)
11h
23h
Reserved location must be 00h
22h
Reserved location must be 00h
Note that the first bit out of any word location in the
EEPROM is treated as the MSB of the register that is be-
ing programmed. For example, the first bit out of
EEPROM word location 08h will be written into BCR4,
bit 15, the second bit out of EEPROM word location 08h
will be written into BCR4, bit 14, etc.
There are two checksum locations within the EEPROM.
The first checksum will be used by AMD driver software
to verify that the ISO 8802-3 (IEEE/ANSI 802.3) station
address has not been corrupted. The value of bytes 0Ch
and 0Dh should match the sum of bytes 00h through
0Bh and 0Eh and 0Fh. The second checksum location
— byte 21h — is not a checksum total, but is, instead, a
checksum adjustment. The value of this byte should be
such that the total checksum for the entire 36 bytes of
EEPROM data equals the value FFh. The checksum
adjust byte is needed by the PCnet-PCI II controller in
order to verify that the EEPROM content has not
been corrupted.
LED Support
The PCnet-PCI II controller can support up to four LEDs.
LED outputs
LNKST
,
LED1
and
LED2
allow for direct
connection of an LED and its supporting pullup device.
LED output
LED3
may require an additional buffer
between the PCnet-PCI II controller output pin and the
LED and its supporting pullup device.
Because the
LED3
output is multiplexed with other
PCnet-PCI II controller functions, it may not always be
possible to connect an LED circuit directly to the
LED3
pin. In applications that want to use the pin to drive an
相關(guān)PDF資料
PDF描述
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product