- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970A (Advanced Micro Devices, Inc.) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | PCnet - 2的PCI單芯片全雙工以太網(wǎng)控制器，適用于PCI總線產品 |
| 文件頁數(shù)： | 215/219頁 |
| 文件大小： | 1065K |
| 代理商： | AM79C970A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁當前第215頁第216頁第217頁第218頁第219頁
E-1
Am79C970A
PCnet-PCI II and PCnet-PCI Differences
APPENDIX E
OVERVIEW
This appendix summarizes the enhancements of the
PCnet-PCI II controller over the PCnet-PCI controller.
The feature summary is followed by a detailed list of all
register bit changes. The document also compares the
pinout of the PCnet-PCI II controller with the pinout of
the PCnet-PCI and PCnet-SCSI (also known as Golden
Gate) to show that the Flex-I/O footprint is continued to
be supported.
NEW FEATURES
I
Three Volt support for PCI bus interface
I
Full Duplex Ethernet
I
272-byte Transmit FIFO, 256-byte Receive FIFO
I
Enhanced PCI bus transfer cycles:
—
No more address stepping
—
Initialization Block read in non-burst (default) or
burst mode
—
Added new software style and reordered the
descriptor entries to allow burst transfers for
both, descriptor read and write accesses
—
FIFO DMA bursts length programmable from 1
to indefinite
—
Type of memory command for burst read trans-
fers programmable to be either Memory Read
Line or Memory Read Multiple (controlled by
MEMCMD, BCR18, bit 9)
—
Support for fast back-to-back slave transactions
even when the first transaction is addressing a
different target MEMCMD, BCR18, bit 9)
—
Enhanced disconnect of I/O burst access
I
Allows I/O resources to be memory mapped
I
Eight-bit programmable PCI Latency Timer.
MIN_GNT and MAX_LAT programmable via
EEPROM
I
System interrupt for data parity error, master abort
or target abort in master cycles
I
Network activity is terminated in an orderly se-
quence after a master or target abort
I
Advanced parity error handling. Mode has enable
bit and status bit in RMD1 and TMD1. All network
activity is terminated in an orderly sequence. Will
only work with 32-bit software structures.
I
All registers in the PCI configuration space are
cleared by H_RESET
I
Expansion ROM interface supporting devices of up
to 64 K x 8. One external address latch is required.
I
Reading from the S_RESET port returns
TRDY
right away
I
REQ
deassertion programmable to adapt to the
requirements of some embedded systems
I
INTA
pin programmable for pulse mode to adapt to
the requirements of some embedded systems
I
Some previously reserved locations in the
EEPROM map are now used for new features
I
Suspend mode for graceful stop and access to
the CSR without reinitialization
I
User Interrupt
I
Reduced number of transmit interrupts:
—
Transmit OK disable (CSR5, bit 15). When bit
is set to ONE, a transmit interrupt is only gener-
ated on frames that suffer an error.
—
Last Transmit Interrupt. TMD1, bit 28 is read by
the PCnet-PCI II controller to determine if an
interrupt should be generated at the end of the
frame. Only interrupts for successful transmis-
sion can be suppressed. Enabled by LTINTEN
(CSR5, bit 14).
I
Disable Transmit Stop on Underflow (CSR3, bit 6)
bit. PCnet-PCI controller recovers automatically
from transmit underflow.
I
Interrupt indication when coming out of sleep mode
I
Interrupt indication for Excessive Deferral
I
Address match information in Receive Descriptor
I
Asserting
SLEEP
shuts down the entire device
I
S_RESET (reading the RESET register) does not
affect the TMAU, except for the T-MAU in snooze
mode
I
LED registers programmable via EEPROM.
I
Magic Packet Mode
I
EADI interface. Multiplexed with the same LED
pins as for the PCnet-32.
I
GPSI interface. Multiplexed with the Expansion
ROM interface. Use of the Expansion ROM first,
then configuring the pins to the GPSI mode
is supported.
I
JTAG interface
I
Fourth LED supported
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
發(fā)布緊急采購，3分鐘左右您將得到回復。