When a power-down transition or power irregularity causes VDD
參數(shù)資料
型號: CP2200-GQ
廠商: Silicon Laboratories Inc
文件頁數(shù): 42/108頁
文件大小: 0K
描述: IC ETH CTRLR SNGL-CHIP 48TQFP
標(biāo)準(zhǔn)包裝: 250
控制器類型: 以太網(wǎng)控制器,MAC/10Base-T
接口: 并行/串行
電源電壓: 3.1 V ~ 3.6 V
電流 - 電源: 75mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-TQFP
供應(yīng)商設(shè)備封裝: 48-TQFP(7x7)
包裝: 托盤
產(chǎn)品目錄頁面: 627 (CN2011-ZH PDF)
配用: 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR
其它名稱: 336-1312
CP2200/1
Rev. 1.0
39
9.2. Power-fail
When a power-down transition or power irregularity causes VDD to drop below VRST, the power supply monitor will
drive the /RST pin low and return the CP2200/1 to the reset state. When VDD returns to a level above VRST, the
CP2200/1 will be released from the reset state as shown in Figure 14.
The power supply monitor circuit (VDD Monitor) is enabled and selected as a reset source by hardware following
every power-on reset. To prevent the device from being held in reset when VDD drops below VRST, the VDD Monitor
may be deselected as a reset source (see RSTEN on page 42) and disabled (see VDMCN on page 39). It is
recommended to leave the VDD Monitor enabled and selected as a reset source at all times.
Register 11. VDMCN: VDD Monitor Control Register
9.3. Oscillator-Fail Reset
If the system clock derived from the oscillator fails for any reason after oscillator initialization is complete, the reset
circuitry will drive the /RST pin low and return the CP2200/1 to the reset state. The CP2200/1 will remain in the
reset state for approximately 1 ms then exit the reset state in the same manner as that for the power-on reset.
9.4. External Pin Reset
The external /RST pin provides a means for external circuitry to force the CP2200/1 into a reset state. Asserting the
/RST pin low will cause the CP2200/1 to enter the reset state. It is recommended to provide an external pull-up
and/or decoupling capacitor of the /RST pin to avoid erroneous noise-induced resets. The CP2200/1 will exit the
reset state approximately 4 s after a logic high is detected on /RST.
Bit 7:
VDMEN: VDD Monitor Enable
This bit can be used to disable or enable the VDD Monitor Circuit. Note: The VDD Monitor circuit is
enabled and selected as a reset source following every power-on reset. If the VDD Monitor is
disabled and then reenabled during device operation, it must be allowed to stabilize before it is
selected as a reset source. Selecting the VDD Monitor as a reset source before it has stabilized will
generate a system reset. See Table 13 on page 42 for the minimum VDD Monitor turn-on time.
0: VDD Monitor Disabled.
1: VDD Monitor Enabled.
Bit6:
VDDSTAT: VDD Status
This bit indicates the current power supply status (VDD Monitor output).
0: VDD voltage is at or below the VDD Monitor threshold.
1: VDD voltage is above the VDD Monitor threshold.
Bits 5–0: RESERVED. Read = varies; Write = don’t care.
R/W
R
RRR
RR
Reset Value
VDMEN
VDDSTAT Reserved Reserved Reserved Reserved Reserved Reserved 00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Address:
0x13
相關(guān)PDF資料
PDF描述
CP80C86-2Z IC CPU 16BIT 5V 8MHZ 40-PDIP
CP82C50A-5Z IC ASYNC COMM ELEMENT UART 40DIP
CP82C89 IC ARBITER BUS 5V 8MHZ 20-DIP
CPC1465D IC DC TERMINATION 16-SOIC
CPC1465M IC SHDSL/ISDN DC TERM 16MLP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CP2200-GQR 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
CP2201 制造商:SILABS 制造商全稱:SILABS 功能描述:SINGLE-CHIP ETHERNET CONTROLLER
CP2201EK 功能描述:以太網(wǎng)開發(fā)工具 ETHERNET EVAL KIT RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
CP2201-GM 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray