參數(shù)資料
型號(hào)： CP2200-GQ
廠商： Silicon Laboratories Inc
文件頁(yè)數(shù)： 73/108頁(yè)
文件大?。?/td> 0K
描述： IC ETH CTRLR SNGL-CHIP 48TQFP
標(biāo)準(zhǔn)包裝： 250
控制器類(lèi)型： 以太網(wǎng)控制器，MAC/10Base-T
接口： 并行/串行
電源電壓： 3.1 V ~ 3.6 V
電流 - 電源： 75mA
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-TQFP
供應(yīng)商設(shè)備封裝： 48-TQFP（7x7）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 627 (CN2011-ZH PDF)
配用： 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR
其它名稱(chēng)： 336-1312
CP2200/1
Rev. 1.0
67
The Receive FIFO Full interrupt will be generated once all free space in the buffer is used or all TLB slots are filled.
The host processor should read the RXFIFOSTA register to determine the cause of the interrupt. To receive
additional packets after the buffer is filled, packets must be removed from the buffer by reading them out or
discarding them. Packets can be discarded one at a time or all at once by writing ‘1’ to RXCLEAR (RXCN.0).
12.7. Receive Buffer Advanced Status and Control Registers
The receive buffer is controlled and managed through the registers in Table 17. These registers are not commonly
accessed by the host processor except for debug purposes.
Register 46. CPTLB: Current Packet TLB Number
Table 17. Receive Status and Control Register Summary
Register
Long Name
Address
Description
CPTLB
Current Packet TLB Number
0x1A
Specifies the TLB number (0–7) associated with
the current packet.
TLBVALID
TLB Valid Indicator
0x1C
Indicates which TLBs currently have valid pack-
ets.
TLBnINFOH
TLBnINFOL
TLBn Packet Information
multiple
Specifies information about the packet associ-
ated with TLBn (n = 0–7).
TLBLENH
TLBLENL
TLBn Packet Length
multiple
Specifies the length of the packet associated
with TLBn (n = 0–7).
TLBnADDRH
TLBnADDRL
TLBn Packet Address
multiple
Specifies the starting address of the packet
associated with TLBn (n = 0–7).
RXFIFOTAILH
RXFIFOTAILL
Receive FIFO Buffer Tail Pointer
0x15
0x16
Points to the byte following the last valid byte.
This is where new packets are added.
RXFIFOHEADH
RXFIFOHEADL
Receive FIFO Buffer Head
Pointer
0x17
0x18
Points to the beginning of the current packet
and is incremented with each Auto Read.
RXFIFOSTA
Receive FIFO Buffer Status
0x5B
Indicates the cause of the Receive FIFO Buffer
Full interrupt.
Bits 7–3: UNUSED. Read = 00000b; Write = don’t care.
Bits 2–0: CPTLB[2:0]: Current Packet TLB Number
The TLB Number (0–7) of the TLB slot associated with the current packet.
R/W
Reset Value
—
CPTLB
00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Address:
0x1A
相關(guān)PDF資料
PDF描述
CP80C86-2Z IC CPU 16BIT 5V 8MHZ 40-PDIP
CP82C50A-5Z IC ASYNC COMM ELEMENT UART 40DIP
CP82C89 IC ARBITER BUS 5V 8MHZ 20-DIP
CPC1465D IC DC TERMINATION 16-SOIC
CPC1465M IC SHDSL/ISDN DC TERM 16MLP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CP2200-GQR 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
CP2201 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:SINGLE-CHIP ETHERNET CONTROLLER
CP2201EK 功能描述:以太網(wǎng)開(kāi)發(fā)工具 ETHERNET EVAL KIT RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類(lèi)型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類(lèi)型:RMII 工作電源電壓:
CP2201-GM 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*