- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1908 > CP2200-GQ (Silicon Laboratories Inc)IC ETH CTRLR SNGL-CHIP 48TQFP PDF資料下載
參數(shù)資料
| 型號： | CP2200-GQ |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 63/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETH CTRLR SNGL-CHIP 48TQFP |
| 標準包裝： | 250 |
| 控制器類型： | 以太網(wǎng)控制器，MAC/10Base-T |
| 接口： | 并行/串行 |
| 電源電壓： | 3.1 V ~ 3.6 V |
| 電流 - 電源： | 75mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TQFP |
| 供應商設備封裝： | 48-TQFP（7x7） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 627 (CN2011-ZH PDF) |
| 配用： | 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR |
| 其它名稱： | 336-1312 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
CP2200/1
58
Rev. 1.0
12. Receive Interface
12.1. Overview
The CP2200/1 has a 4k circular receive FIFO buffer and an 8 entry translation look-aside buffer (TLB) capable of
storing up to 8 packets at a time. Each TLB entry holds the starting address, length, and other information about a
single received packet. Once a packet is received, the host microcontroller is notified using the interrupt request
pin. The host microcontroller may then copy the contents of the packet to its local memory through the host
interface or skip the packet by writing ‘1’ to RXSKIP (RXCN.1). Skipped packets remain in memory but will be
overwritten as new packets arrive.
The receive interface has an advanced receive filter and hash table to prevent unwanted packets from reaching the
receive buffer. For all packet types not supported by the receive filter, the CP2200/1 allows the host microcontroller
complete random access to the receive buffer. The host microcontroller can check specific bytes in the packet to
determine whether or not to copy the packet.
.
Figure 17. Receive Interface Block Diagram
12.2. Reading a Packet Using the Autoread Interface
Once reset initialization is complete (Section 6.2 on page 18) and the receive buffer, filter, and hash table (Section
12.4) are initialized, the CP2200/1 is ready to receive Ethernet packets. After receiving notification of a new packet,
the following procedure can be used to read the packet:
Step 1: Read RXVALID (CPINFOH.7) and RXOK (CPINFOL.7) to check if the current packet was received
correctly. The host processor may optionally use the packet starting address CPADDR to read
specific bytes in the packet and determine whether to copy or skip the current packet. The random
access method described in Section 7.1 on page 23 can be used to access the buffer.
Step 2: If RXVALID or RXOK is 0, or to skip the packet, write a ‘1’ to RXSKIP (RXCN.1).
If RXVALID and RXOK are 1, read the length of the current packet from CPLENH:CPLENL.
Step 3: Read the entire packet, one byte at a time, by reading RXAUTORD.
Step 4: If the entire packet was read, write a ‘1’ to RXCLRV (RXCN.2).
If there are any unread bytes remaining in the current buffer, write a ‘1’ to RXSKIP (RXCN.1).
12.3. Timing and Buffer Overflow Considerations
For 10 Base-T Ethernet, a minimum-sized packet of 64 bytes is received in 51.2 us. The maximum number of
packets that can be held by the receive buffer is eight. To ensure that pointer corruption does not occur, software
should disable packet reception (RXINH = 1) after the seventh packet has arrived in the receive buffer. If the ability
to service the packet received interrupt is longer than 51.2us, then software should use the random access method
to retrieve data from the receive buffer. The random access method described in Section 7.1 on page 23.
4 KB
Receive
Buffer
with
8-entry TLB
Programmable
Receive Filter and
Hash Table
Host Interface Registers
Autoread Interface:
Autoread Data Register
Packet Skip Bit
Current Packet:
Packet Address
Packet Length
Packet Information
相關PDF資料 |
PDF描述 |
|---|---|
| CP80C86-2Z | IC CPU 16BIT 5V 8MHZ 40-PDIP |
| CP82C50A-5Z | IC ASYNC COMM ELEMENT UART 40DIP |
| CP82C89 | IC ARBITER BUS 5V 8MHZ 20-DIP |
| CPC1465D | IC DC TERMINATION 16-SOIC |
| CPC1465M | IC SHDSL/ISDN DC TERM 16MLP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CP2200-GQR | 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| CP2201 | 制造商:SILABS 制造商全稱:SILABS 功能描述:SINGLE-CHIP ETHERNET CONTROLLER |
| CP2201EK | 功能描述:以太網(wǎng)開發(fā)工具 ETHERNET EVAL KIT RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| CP2201-GM | 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。