- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376804 > DM9801A PDF資料下載
參數(shù)資料
| 型號： | DM9801A |
| 文件頁數(shù)： | 16/60頁 |
| 文件大?。?/td> | 605K |
| 代理商： | DM9801A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
DM9801A
1M Home Phoneline Network Physical Layer Single Chip Transceiver
16
Final
Version: DM9801A-DS-F01
May 30, 2001
General Purpose Serial Interface
The DM 9801 provides a subset Media Independent
Interface (MII) or a pseudo-standard General Purpose
Serial Interface (GPSI). The GPSI interface provides a
simple, easy way to implement connection between the
MAC Reconciliation layer and the DM9801A transceiver.
The GPSI is designed to make the differences between
various media transparent to the MAC sublayer.
The GPSI interface provides a serial receive data bus, a
serial transmit data bus, and control signals to facilitate
data transfers between the DM9801A transceiver and the
Reconciliation layer. The seven signals which comprise
the GPSI are STXDAT, STDCLK, STXEN, SRXDAT,
SRXCLK, CLSN, and CRS. Of these, only STXEN and
STXDAT are inputs to the DM9801A, the other five are
outputs from the DM9801A.
STXDAT (serial transmit data) is a serial stream of data
that are driven by the reconciliation sublayer
synchronously with respect to STDCLK. For each
STDCLK period, which STXEN is asserted, STXDAT is
accepted for transmission by the PHY.
STDCLK (serial transmit data clock) is an output to the
MAC reconciliation sublayer. STDCLK is a clock that
provides the timing reference for the transfer of the
STXDAT in GPSI mode.
STXEN (serial transmit enable) input from the MAC
reconciliation sublayer to indicate serial data is being
presented on the GPSI for transmission on the physical
medium.
SRXDAT (serial receive data) is a serial stream of data
that is sampled by the reconciliation sublayer
synchronously with respect to SRXCLK.
SRXCLK (serial receive data clock) is an output to the
MAC reconciliation sublayer. SRDCLK is a clock that
provides the timing reference for the transfer of the
SRXDAT in GPSI mode.
CLSN (collision detect) is an output to the MAC
reconciliation sublayer. CLSN is asserted high to
indicate detection of collision condition
CRS (carrier sense) is an output to the MAC reconciliation
sublayer that is asserted high to indicate the
presence of carrier due to receive or transmit
activities.
The subsequent sections analyze each GPSI related state
of the DM9801A in detail.
STDCLK
SRDCLK
STXEN
STXDAT
CRS
SRXDAT
CLSN
SRDCLK and STDCLK are synchronized. All other signals are inactive.
Idle State
Figure 11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9801E | 1M home Phonrline Network Physical Layer Single Chip Transceiver |
| DMA2271 | Consumer IC |
| DMA2280 | Consumer IC |
| DMA2281 | Consumer IC |
| DMA2275 | DMA 2275, DMA 2286 C/D/D2-MAC Descrambler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9801AE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:1M Home Phoneline Network Physical Layer Single Chip Transceiver |
| DM9801E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1M home Phonrline Network Physical Layer Single Chip Transceiver |
| DM9B | 功能描述:數(shù)字萬用表 4000 COUNT AUTO RoHS:否 制造商:Tektronix 產(chǎn)品:Multimeters 類型:Bench 準(zhǔn)確性:0.04 % 電壓范圍:2 V to 2 kV 電阻范圍: 電容范圍: 顯示計數(shù): 頻率:10 Hz to 45 Hz, 850 Hz to 1 MHz 測距: 真均方根值: 數(shù)據(jù)保持: |
| D-M9B | 制造商:SMC Corporation of America 功能描述:Sensor, solid state, direct mount, grommet connection, for MX/MH/CQ2/NCQ2/NCQ8 制造商:SMC 功能描述:2-Wire Auto Switch for 24Vdc Relay/PLC |
| D-M9BA | 制造商:SMC Corporation of America 功能描述:Autoswitch, water resistant, 2 wire, horizontal |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。