- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376804 > DM9801A PDF資料下載
參數(shù)資料
| 型號： | DM9801A |
| 文件頁數(shù)： | 40/60頁 |
| 文件大?。?/td> | 605K |
| 代理商： | DM9801A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
DM9801A
1M Home Phoneline Network Physical Layer Single Chip Transceiver
40
Final
Version: DM9801A-DS-F01
May 30, 2001
Noise Floor Register - Register 18 (INTFSEL = 1, GPSI Mode)
Bit
Bit Name
18.7 -
18.0
Default
0x07, RW
Description
NSE_FLOOR
Noise Floor:
The minimum value of the NOISE_LEVEL measurement.
Noise Ceiling Register - Register 19 (INTFSEL = 1, GPSI Mode)
Bit
Bit Name
19.7 -
19.0
Default
0xC2, RW
Description
NSE_CEILING
Noise Ceiling:
The maximum value of the NOISE_LEVEL measurement.
Noise Attack Register - Register 20 (INTFSEL = 1, GPSI Mode)
Bit
Bit Name
20.7 -
20.0
Default
0xF4, RW
Description
NSE_ATTACK
Noise Attack:
Sets the attack characteristics of the noise algorithm. The high nibble
sets the number of noise events needed to raise the NOISE_LEVEL
immediately, while the low nibble is the number of noise events needed
to raise the NOISE_LEVEL at the end of an 870 msec period.
Noise Events Register - Register 21 (INTFSEL = 1, GPSI Mode)
Bit
Bit Name
21.7 -
21.0
Default
0x00, RW
Description
NSE_EVENTS
Noise Events:
An 8 bit counter that records the number of noise events detected.
Overflows are held as 0xFF. This register is cleared by setting bit 6 of
the Control register (CLR_NS_EVNT).
Four Wire Enable Register - Register 22 (INTFSEL = 1, GPSI Mode)
Bit
Bit Name
22.7 -
22.2
22.1
DIS_LNK
Default
0, RW
Description
Reserved
Reserved
These bits will always be read as 0.
Disable Link:
This bit disables link integrity feature.
Four Wire Enable:
When read this bit will indicate the status of FWENA (pin 57) as read
during power up. If the FWENA pin status is 1 on power up, this bit can
be written to change the FWENA status. If the FWENA pin status is 0,
on power up, writes to this bit are ignored.
0, RW
22.0
FWENA
0, RW
Aid Address Register - Register 25 (INTFSEL = 1, GPSI Mode)
Bit
Bit Name
25.7 -
25.0
Default
0x00, RW
Description
AID_ADDRESS
AID Address:
Unless bit 7 of the Control register is set, the DM9801A is assured to
select a unique AID Address.
Addresses above 0xEF are reserved. Address 0xFF is defined to
indicate a Remote Command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9801E | 1M home Phonrline Network Physical Layer Single Chip Transceiver |
| DMA2271 | Consumer IC |
| DMA2280 | Consumer IC |
| DMA2281 | Consumer IC |
| DMA2275 | DMA 2275, DMA 2286 C/D/D2-MAC Descrambler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9801AE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:1M Home Phoneline Network Physical Layer Single Chip Transceiver |
| DM9801E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1M home Phonrline Network Physical Layer Single Chip Transceiver |
| DM9B | 功能描述:數(shù)字萬用表 4000 COUNT AUTO RoHS:否 制造商:Tektronix 產(chǎn)品:Multimeters 類型:Bench 準(zhǔn)確性:0.04 % 電壓范圍:2 V to 2 kV 電阻范圍: 電容范圍: 顯示計(jì)數(shù): 頻率:10 Hz to 45 Hz, 850 Hz to 1 MHz 測距: 真均方根值: 數(shù)據(jù)保持: |
| D-M9B | 制造商:SMC Corporation of America 功能描述:Sensor, solid state, direct mount, grommet connection, for MX/MH/CQ2/NCQ2/NCQ8 制造商:SMC 功能描述:2-Wire Auto Switch for 24Vdc Relay/PLC |
| D-M9BA | 制造商:SMC Corporation of America 功能描述:Autoswitch, water resistant, 2 wire, horizontal |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。