- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376804 > DM9801A PDF資料下載
參數(shù)資料
| 型號： | DM9801A |
| 文件頁數(shù)： | 5/60頁 |
| 文件大小： | 605K |
| 代理商： | DM9801A |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
DM9801A
1M Home Phoneline Network Physical Layer Single Chip Transceiver
Final
Version: DM9801A-DS-F01
May 30, 2001
5
Pin Description
(Continued)
Pin No.
Station Interface: Receive Data, Transmit Data and Management (Continued)
67
MDIO
Or
SCS#
station management entity or the PHY. This pin requires a 1.5K
pull-up
resistor.
Serial Interface Chip Select (GPSI Mode, INTFSEL = 1):
SCS# is a bi-directional management chip select signal that may be driven
by the station management entity or the PHY.
(Active low)
97
RXD0
Or
SRXDAT
Serial Receive Data Bit (GPSI Mode, INTFSEL = 1):
Receive data output pin for serial data to the GPSI.
96
RXD1
O,Z
Receive Data Bit 1:
Receive data output pin, bit 1, for nibble data to the
95
RXD2
O,Z
Receive Data Bit 2:
Receive data output pin, bit 2, for nibble data to the MII
94
RXD3
O,Z
Receive Data Bit 3:
Receive data output pin, bit 3, for nibble data to the MII
90
RX_CLK
Or
SRDCLK
reference clock, to clock out nibble data from the MII when in MII interface
mode.
Serial Receive Data Clock (GPSI Mode, INTFSEL = 1):
SRDCLK is an output from the DM9801A. Used as the receive reference
clock to clock out the SRXDATA when in GPSI interface mode.
91
RX_DV
Or
SO
Serial Data Output (GPSI Mode, INTFSEL = 1):
This is the serial data output pin from the DM9801A for the SPI bus. The
SPI bus operation is only valid if GPSI mode is selected.
93
CRS
O,Z
Carrier Sense:
This pin is asserted high to indicate the presence of carrier due to receive
or transmit activities.
92
COL
or
CLSN
Collision Detect (GPSI Mode, INTFSEL = 1):
CLSN is asserted high to indicate detection of collision condition.
Pin Name
I/O
Description
I/O,Z
MII Serial Management Data (MII Mode, INTFSEL = 0):
Bi-directional management instruction/data signal that may be driven by the
O,Z
Receive Data Bit 0 (MII Mode, INTFSEL = 0):
Receive data output pin, bit 0, for nibble data to the MII
O,Z
MII Receive Clock (MII Mode, INTFSEL = 0):
RX_CLK is an output pin from the DM9801A. Used as the receive data
O,Z
Receive Data Valid (MII Mode, INTFSEL = 0):
RX_DV is asserted high to indicate that valid data is present on RXD[3:0].
O,Z
Collision Detect MII Mode, INTFSEL = 0):
COL is asserted high to indicate detection of collision condition.
相關PDF資料 |
PDF描述 |
|---|---|
| DM9801E | 1M home Phonrline Network Physical Layer Single Chip Transceiver |
| DMA2271 | Consumer IC |
| DMA2280 | Consumer IC |
| DMA2281 | Consumer IC |
| DMA2275 | DMA 2275, DMA 2286 C/D/D2-MAC Descrambler |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DM9801AE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:1M Home Phoneline Network Physical Layer Single Chip Transceiver |
| DM9801E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1M home Phonrline Network Physical Layer Single Chip Transceiver |
| DM9B | 功能描述:數(shù)字萬用表 4000 COUNT AUTO RoHS:否 制造商:Tektronix 產品:Multimeters 類型:Bench 準確性:0.04 % 電壓范圍:2 V to 2 kV 電阻范圍: 電容范圍: 顯示計數(shù): 頻率:10 Hz to 45 Hz, 850 Hz to 1 MHz 測距: 真均方根值: 數(shù)據(jù)保持: |
| D-M9B | 制造商:SMC Corporation of America 功能描述:Sensor, solid state, direct mount, grommet connection, for MX/MH/CQ2/NCQ2/NCQ8 制造商:SMC 功能描述:2-Wire Auto Switch for 24Vdc Relay/PLC |
| D-M9BA | 制造商:SMC Corporation of America 功能描述:Autoswitch, water resistant, 2 wire, horizontal |
發(fā)布緊急采購，3分鐘左右您將得到回復。