參數(shù)資料
型號(hào)： EVAL-ADV7173EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 47/60頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR ADV7173
標(biāo)準(zhǔn)包裝： 1
系列： Advantiv®
主要目的： 視頻，視頻處理
嵌入式： 否
已用 IC / 零件： ADV7173
主要屬性： NTSC/PAL 數(shù)字視頻編碼器
次要屬性： I²C 接口
已供物品： 板
REV. B
ADV7172/ADV7173
–51–
If an output filter is required for the CVBS, Y, UV, Chroma
and RGB outputs of the ADV7172/ADV7173, the filter shown
below can be used. The plot of the filter characteristics is
shown in Figure 93. An Output Filter is not required if the
outputs of the ADV7172/ADV7173 are connected to most
analog monitors or analog TVs; however, if the output signals
are applied to a system where sampling is used (e.g., Digital
TVs), then a filter is required to prevent aliasing.
1.8 H
22pF
270pF
330pF
FILTER I/P
FILTER O/P
75
Figure 92. Output Filter Used with Output Buffer
APPENDIX 7
OPTIONAL OUTPUT FILTER
FREQUENCY – Hz
0
–40
–80
100M
10M
100k
MAGNUTUDE
–
dB
–10
–20
–30
–50
–60
–70
1M
Figure 93. Output Filter Plot
APPENDIX 8
OPTIONAL DAC BUFFERING
When external buffering is needed of the ADV7172/ADV7173
DAC outputs, the configuration in Figure 94 is recommended.
This configuration shows the DAC outputs, A, B, C, running at
half (18 mA) their full current (36 mA) capability. This will
allow the ADV7172/ADV7173 to dissipate less power; the analog
current is reduced by 50% with a RSET1 = 300
and RSET2 =
600
and an R
LOAD of 75
. This mode is recommended for
3.3 V operation as optimum performance is obtained from the
ADV7172/ADV7173
VREF
PIXEL
PORT
VAA
OUTPUT
BUFFER
DAC A
CVBS
CHROMA
G
LUMA
B
R
300
RSET1
OUTPUT
BUFFER
DAC B
OUTPUT
BUFFER
DAC C
OUTPUT
BUFFER
DAC D
OUTPUT
BUFFER
DAC E
OUTPUT
BUFFER
DAC F
DIGITAL
CORE
600
RSET2
Figure 94. Output DAC Buffering Configuration
DAC outputs at 18 mA with a VAA of 3.3 V. This buffer also adds
extra isolation on the video outputs (see buffer circuit in Figure
95). Note that DACs D, E, and F will always require buffering
as the full-scale output current from these DACs is limited to
8.66 mA. With DACs A, B, and C, buffering is optional, based
on the user requirements for performance and power consumption.
When calculating absolute output full-scale current and voltage,
use the following equations:
VOUT
= IOUT × RLOAD
IOUT
=
VREF
× K
()
RSET
K
= 4.2146 constant ,VREF = 1.235 V
AD8051
VCC+
VCC–
1
5
4
3
2
OUTPUT TO
TV MONITOR
INPUT/
OPTIONAL
FILTER O/P
Figure 95. Recommended Output DAC Buffer
相關(guān)PDF資料
PDF描述
MCP121T-450E/TT IC SUPERVISOR 4.38V LOW S0T-23B
VE-J0H-EZ-S CONVERTER MOD DC/DC 52V 25W
M3TTK-1036R IDC CABLE - MSD10K/MC10M/MSD10K
UVR1V331MPD1TD CAP ALUM 330UF 35V 20% RADIAL
ECC13DRXS-S734 CONN EDGECARD 26POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7174EBM 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
EVAL-ADV7179EBM 制造商:Analog Devices 功能描述:EVALUATION BOARD IC - Bulk
EVAL-ADV7179EBZ 功能描述:BOARD EVALUATION FOR ADV7179 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADV7180-32EBZ 功能描述:BOARD EVAL FOR ADV7180 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADV7180-48EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4?? Oversampling SDTV Video Decoder
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*