參數(shù)資料
型號(hào)： GC3011-CQ
文件頁(yè)數(shù)： 15/34頁(yè)
文件大?。?/td> 194K
代理商： GC3011-CQ
GRAYCHIP,INC.
- 15 -
JULY 22, 1996
GC3011 DIGITAL RESAMPLER
This document contains information which may be changed at any time without notice
DC[0:11]
DELAY CONTROL
. Active high
The 12 bit delay control word is used in the master/slave mode to
lock the resampling ratio of multiple slave chips to a single master
chip. The master chip broadcasts its delay control word on these
pins. The slave chips accept the delay control word on these pins.
The direction of the pins is determined by the
M/S
pin. The
DC
word is clocked out of and into the chips on the rising edge of the
input clock (
CK
).
CV
CONTROL VALID
. Active high
The control valid strobe is broadcast by the master chip in the
master/slave synchronization mode. The slave chips accept this
signal to identify when the delay controls are valid. The direction
of this pin is determined by the
M/S
pin.The
CV
strobe is clocked
out of and into the chips on the rising edge of the input clock (
CK
).
FOZ,FIZ
FIFO READ ZERO, FIFO WRITE ZERO
. Active high
These controls are broadcast by the master chip in the
master/slave synchronization mode. The slave chips use these
signals to clear the FIFO input (
FIZ
) and FIFO output (
FOZ
)
counters. The
FIZ
signal is clocked in and out of the chips on the
rising edge of the input clock (
CK
). The
FOZ
signal is clocked in
and out of the chips on the rising edge of the output clock (
OCK
).
The direction of these pins are determined by the
M/S
pin.
FRST
FIFO RESET
. Active high
This signal resets the FIFO to the half full state. This signal is
clocked into the chip on the rising edge of the input clock (
CK
) and
must be active for at least one input clock cycle.
HF
HALF FULL.
Active high
The FIFO half full flag. This signal is high when the FIFO is at least
half full, and zero otherwise.
This signal is clocked out on the rising
edge of the input clock (
CK
)
FE
FIFO ERROR.
Active high
The FIFO full or empty flag. This signal is high when the FIFO is
either full or empty. If the FIFO is full, it will remain full until the
output clock speeds up. If the FIFO is empty, it will remain empty
until the output clock slows down. The output data will be unknown
while this flag is high. The FRST pin can be used to force the FIFO
to the half full state when a FIFO error occurs by connecting FE to
FRST.
This signal is clocked out on the rising edge of the input
clock (
CK
).
CKOUT
CLOCK OUTPUT.
Active high
The resampled clock output. The chip generates a 50% (nominal)
duty cycle clock at the resampled data rate and outputs it on this
pin.
CK2X
DOUBLE RATE CLOCK OUTPUT.
Active high
This clock is output at twice the
CKOUT
clock rate, but not
exceeding the highest clock frequency rating of the chip. This
clock is useful when two chips are used in parallel to increase the
data output rate.
相關(guān)PDF資料
PDF描述
GC509 GC509 - Class A Amplifier with 3 Independent Gain Blocks
GC509MCRO Analog IC
GC509MINI Analog IC
GC509PLID Analog IC
GC509SLT Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GC3011-PQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
GC3021 制造商:TI 制造商全稱:Texas Instruments 功能描述:MIXER AND CARRIER REMOVAL CHIP
GC3021A 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3V MIXER AND CARRIER REMOVAL CHIP
GC3021A-PQ 功能描述:調(diào)節(jié)器/解調(diào)器 Mixer/Carrier Remover RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel
GC3021-PQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*