參數(shù)資料
型號(hào)： GC3011-CQ
文件頁(yè)數(shù)： 3/34頁(yè)
文件大?。?/td> 194K
代理商： GC3011-CQ
GRAYCHIP,INC.
- 3 -
JULY 22, 1996
GC3011 DIGITAL RESAMPLER
This document contains information which may be changed at any time without notice
impedance) whenever
is high.
CS
is high or
R/W
is low. The chip will only drive these pins when
CS
is low and
R/W
2.2
SYNC CIRCUIT
The sync circuit is used to synchronize the chip during diagnostics or system initialization. The sync
circuit includes a 20 bit counter which can be programmed to generate terminal count (TC) sync pulses
every 2
free run. The SI and TC sync pulses can be used to synchronize or clear the counters, accumulators or state
machines found within the rest of the chip. The lower 12 bits of the counter are used as input samples to
the resampler during diagnostics.
8
, 2
12
, 2
16
or 2
20
input clock cycles. The counter can be synchronized to the SI sync input, or left to
The user may select which sync signal is output from the chip on the SO pin. The SO signal can be
either a delayed version of the sync input, the counter’s TC sync, or a one-shot pulse. The sync output signal
is one clock cycle wide, synchronized to the output clock (OCK).
2.3
INTERPOLATION FILTER
The interpolation filter is used to interpolate between input data samples in order to generate output
samples at fractional time delays relative to the input samples. The filter is a 15 tap FIR filter with 4096 sets
of coefficients. Each set of coefficients corresponds to a different time delay between input samples. The
circuit accepts a new delay control word (12 bits) every clock cycle which tells it which set of coefficients to
use during that clock cycle. This allows the interpolation time delays to vary every clock sample.
Interpolating to 4096 delay values gives a worst case phase error (phase jitter) of +/- 360/8192 = +/- 0.09
degrees.
The delay control word can either come from the interpolation control circuit described below, or
from an external source. The external input allows multiple resamplers to be synchronized to controls
coming from a common resampler chip in a master/slave arrangement.
2.4
INTERPOLATION CONTROL
The interpolation control circuit is used to generate the time delay control words used by the
interpolation filter. The interpolated output rate is specified as the ratio of the input rate to the output rate.
This ratio is limited to be within the range of 1 to 4 and is formatted as a 32 bit word. The most significant 2
bits are the integer portion of the ratio and the lower thirty bits are the fractional part. This ratio is equivalent
to the ratio of the output sample spacing to the input sample spacing. The interpolation ratio feeds a 32 bit
accumulator. The 2 bit integer portion of the accumulator’s output is used to determine the number of input
samples to skip between output samples, and the upper 12 bits of the fractional part is used as the
interpolation filter’s delay control word.
相關(guān)PDF資料
PDF描述
GC509 GC509 - Class A Amplifier with 3 Independent Gain Blocks
GC509MCRO Analog IC
GC509MINI Analog IC
GC509PLID Analog IC
GC509SLT Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GC3011-PQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
GC3021 制造商:TI 制造商全稱:Texas Instruments 功能描述:MIXER AND CARRIER REMOVAL CHIP
GC3021A 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3V MIXER AND CARRIER REMOVAL CHIP
GC3021A-PQ 功能描述:調(diào)節(jié)器/解調(diào)器 Mixer/Carrier Remover RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel
GC3021-PQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*