- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375996 > GC3011-CQ PDF資料下載
參數(shù)資料
| 型號(hào)： | GC3011-CQ |
| 文件頁數(shù)： | 6/34頁 |
| 文件大?。?/td> | 194K |
| 代理商： | GC3011-CQ |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
GRAYCHIP,INC.
- 6 -
JULY 22, 1996
GC3011 DIGITAL RESAMPLER
This document contains information which may be changed at any time without notice
2.6
MULTI-CHIP SYNC AND OFFSET CIRCUIT
The multi-chip sync and offset circuit allows multiple chips to be used in parallel, all locked to the
same resampling ratio and phase. The circuit also allows each chip to be offset by a fixed time delay relative
to the others. A block diagram of the circuit is shown in Figure 3.
Figure 3. Multi-chip Synchronization And Offset Circuit
Multiple chips are synchronized in a master/slave configuration. The M/S control pin is high for the
master chip and is low for the slave chip. The master chip drives the bi-directional DC, CV, FIZ, and FOZ
pins as outputs. The slave chips use the pins as inputs. The multi-chip mode control signal selects between
the internal filter controls and the external ones.
The master chip sends the 12 delay control bits (DC) and the control valid strobe (CV) to the slave
chips. The slave chips accept the DC and CV signals, add a delay offset to them and output the delay control
and control valid strobes to the resampler filter.
The FIZ and FOZ flags are used to lock the FIFOs in the slave chips to the master chip’s FIFO. The
FOZ and FIZ flags go high each time the fifo read or write address counters on the master chip go to zero.
These flags clear the read or write counters on the slave chips. FOZ controls the read counters, FIZ controls
the write counters.
2.7
OUTPUT FIFO
The 16 sample FIFO is used to smooth the output interface between data being generated
synchronous to the input clock and data being output synchronous to the output clock. If the interpolation
ratio is correct, then the FIFO would only need to be one or two samples deep. Since the ratio can not be
exact, the FIFO has been expanded to 16 words to allow a +/- 8 sample buffer. The +/- 8 sample buffer
prevents the FIFO from overflowing or underflowing while the RLL circuit (or an external adaption loop)
adapts to variations in the output clock.
From
Delay
Accumulator
BI-DIR CONTROL
M
OFFSET
DC[0:11]
CV
M/S
Delay Control
Control Valid
Multi-chip
Mode
Delay
Offset
Delay Control
Valid
FIZ FOZ
NOTE: FOZ and FIZ go to the FIFO
14 bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GC509 | GC509 - Class A Amplifier with 3 Independent Gain Blocks |
| GC509MCRO | Analog IC |
| GC509MINI | Analog IC |
| GC509PLID | Analog IC |
| GC509SLT | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GC3011-PQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| GC3021 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:MIXER AND CARRIER REMOVAL CHIP |
| GC3021A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3V MIXER AND CARRIER REMOVAL CHIP |
| GC3021A-PQ | 功能描述:調(diào)節(jié)器/解調(diào)器 Mixer/Carrier Remover RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel |
| GC3021-PQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。