參數(shù)資料
型號: MFRC53101T
廠商: NXP Semiconductors N.V.
元件分類: 通信及網(wǎng)絡(luò)
英文描述: ISO-IEC 14443 reader IC
封裝: MFRC53101T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<1<week 51, 2004,;MFRC53101T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<
文件頁數(shù): 77/116頁
文件大小: 862K
代理商: MFRC53101T
MFRC531_34
NXP B.V. 2010. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.4 — 26 January 2010
056634
77 of 116
NXP Semiconductors
MFRC531
ISO/IEC 14443 reader IC
11.2.1.2
RF channel redundancy and framing
Each ISO/IEC 14443 A transmitted frame consists of a Start Of Frame (SOF) pattern,
followed by the data stream and is closed by an End Of Frame (EOF) pattern. These
different phases of the transmission sequence can be monitored using the PrimaryStatus
register ModemState[2:0] bit; see
Section 11.2.4 on page 82
.
Depending on the setting of the ChannelRedundancy register bit TxCRCEn, the CRC is
calculated and appended to the data stream. The CRC is calculated according to the
settings in the ChannelRedundancy register. Parity generation is handled according to the
ChannelRedundancy register ParityEn and ParityOdd bits settings.
11.2.1.3
Transmission of bit oriented frames
The transmitter can be configured to send an incomplete last byte. To achieve this the
BitFraming register’s TxLastBits[2:0] bits must be set at above zero (for example, 1). This
is shown in
Figure 15
.
Figure 15
shows the data stream if bit ParityEn is set in the ChannelRedundancy register.
All fully transmitted bytes are followed by a parity check bit but the incomplete byte is not
followed by a parity check bit. After transmission, the TxLastBits[2:0] bits are automatically
cleared.
Remark:
If the TxLastBits[2:0] bits are not equal to zero, CRC generation must be
disabled. This is done by clearing the ChannelRedundancy register TxCRCEn bit.
11.2.1.4
Transmission of frames with more than 64 bytes
To generate frames of more than 64 bytes, the microprocessor must write data to the
FIFO buffer while the Transmit command is active. The state machine checks the FIFO
buffer status when it starts transmitting the last bit of the data stream; the check time is
marked in
Figure 16
with arrows.
Fig 15. Transmitting bit oriented frames
001aak618
TxLastBits = 0
TxLastBits = 7
TxLastBits = 1
0
7
P
0
7
P
SOF
SOF
SOF
EOF
EOF
EOF
0
7
P
0
6
0
7
P
0
相關(guān)PDF資料
PDF描述
MFRX85201HD Secure contactless reader solution
MMBD4148 High-speed switching diode
MMBD6050-V-GS08 SWITING 70V 0.2A 3PIN SOT-23 - Tape and Reel
MMBD6050-V-GS18 SWITING 70V 0.2A 3PIN SOT-23 - Tape and Reel
MMBD7000-V-GS08 Diode Small Signal Switching 100V 0.2A 3-Pin SOT-23 T/R
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MFRC53101T/0FE,112 功能描述:RFID應(yīng)答器 MIFARE HS READER RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
MFRC53101T/0FE112 制造商:NXP Semiconductors 功能描述:CNTCLESS RC 5V ISO14443-A
MFRC53101T/0FE112 制造商:NXP Semiconductors 功能描述:IC RFID READER 13.56MHZ SOIC-32
MFRC630 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Contactless reader IC
MFRC63001HN,518 制造商:NXP Semiconductors 功能描述:MFRC63001HN/HVQFN32/REEL13DP// - Tape and Reel