參數(shù)資料
型號: MT47H128M8HV-187ELIT:E
元件分類: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封裝: 8 X 11.50 MM, FBGA-60
文件頁數(shù): 89/133頁
文件大?。?/td> 9170K
Figure 23: Nominal Slew Rate for tIS
VSS
CK#
CK
tIH
tIS
tIH
Setup slew rate
rising signal
Setup slew rate
falling signal
Δ
TF
Δ
TR
Δ
TF
=
VIH(AC)min - VREF(DC)
Δ
TR
=
VDDQ
tIS
Nominal
slew rate
VREF to AC
region
VREF to AC
region
VREF(DC) - VIL(AC)max
VIH(DC)min
VREF(DC)
VIL(AC)max
VIL(DC)max
VIH(AC)min
Nominal
slew rate
Figure 24: Tangent Line for tIS
Setup slew rate
rising signal
Δ
TF
Δ
TR
Tangent line (VIH[AC]min- VREF[DC])
Δ
TR
=
Tangent
line
Tangent
line
VREF to AC
region
Nominal
line
tIH
tIS
tIH
tIS
VSS
CK#
CK
VDDQ
VIH(AC)min
VIH(DC)min
VREF(DC)
VIL(DC)max
VIL(AC)max
VREF to AC
region
Nominal
line
1Gb: x4, x8, x16 DDR2 SDRAM
Input Slew Rate Derating
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
59
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關(guān)PDF資料
PDF描述
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT47H128M8HV-25AT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HV-25EAT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HV-25EIT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HV-25EL 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HV-25IT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM