參數(shù)資料
型號(hào): MT48LC4M16A2P-75:G
元件分類: DRAM
英文描述: 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, ROHS COMPLIANT, PLASTIC, TSOP2-54
文件頁(yè)數(shù): 59/72頁(yè)
文件大小: 3455K
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAM_2.fm - Rev. N 12/08 EN
62
2000 Micron Technology, Inc. All rights reserved.
64Mb: x4, x8, x16 SDRAM
Timing Diagrams
Figure 45:
READ – Full-Page Burst
Notes:
1. For this example, CL = 2.
2. x16: A8, A9 and A11 = “Don’t Care”
x8: A9 and A11 = “Don’t Care”
x4: A11 = “Don’t Care”
3. Page left open; no tRP.
tCH
tCL
tCK
tAC
tLZ
tRCD
CAS Latency
DQM /
DQML, DQMH
CKE
CLK
A0–A9, A11
DQ
BA0, BA1
A10
tOH
DOUT m
tCMH
tCMS
tAH
tAS
tAH
tAS
tAC
tOH
DOUT m+1
ROW
tHZ
tAC
tOH
DOUT m+1
tAC
tOH
DOUT m+2
tAC
tOH
DOUT m-1
tAC
tOH
DOUT m
Full-page burst does not self-terminate.
Can use BURST TERMINATE command.
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
Full page completed
3
256 (x16) locations within same row
512 (x8) locations within same row
1,024 (x4) locations within same row
COMMAND
tCMH
tCMS
NOP
ACTIVE
NOP
READ
NOP
BURST TERM
NOP
(
)
(
)
(
)
(
)
NOP
(
)
(
)
(
)
(
)
tAH
tAS
BANK
(
)
(
)
(
)
(
)
BANK
tCKH
tCKS
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
COLUMN m 2
T0
T1
T2
T4
T3
T5
T6
Tn + 1
Tn + 2
Tn + 3
Tn + 4
DON’T CARE
UNDEFINED
相關(guān)PDF資料
PDF描述
M93C06-MB6G 16 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
MT48LC4M16A2F4-6IT:G 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA54
MT46V32M8FG-6TIT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
MT46V32M8BG-6AT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
M29F800FB55N3E2 512K X 16 FLASH 5V PROM, 55 ns, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC4M16A2P75ITG 制造商:Micron Technology Inc 功能描述:
MT48LC4M16A2P-75ITG 制造商: 功能描述:
MT48LC4M16A2P-7E 制造商:Micron Technology Inc 功能描述:SDRAM 64MBIT 133MHZ 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 64MBIT, 133MHZ, 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 64MBIT, 133MHZ, 54TSOP, Memory Type:DRAM - Synchronous, Memory Configurat