- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378045 > PCI6515ZHK (Texas Instruments, Inc.) SINGLE SOCKET CARDBUS CONTROLLER WITH DEDICATED SMART CARD SOCKET PDF資料下載
參數(shù)資料
| 型號： | PCI6515ZHK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SINGLE SOCKET CARDBUS CONTROLLER WITH DEDICATED SMART CARD SOCKET |
| 中文描述： | 單插槽CardBus控制器，專用智能卡插槽 |
| 文件頁數(shù)： | 88/148頁 |
| 文件大小： | 760K |
| 代理商： | PCI6515ZHK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當(dāng)前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
430
4.42 Power Management Capabilities Register
The power management capabilities register contains information on the capabilities of the PC Card function related
to power management. The PCI6515 CardBus bridge function supports the D0, D1, D2, and D3 power states. The
default register value is FE12h for operation in accordance with
PCI Bus Power Management Interface Specification
revision 1.1. See Table 419 for a complete description of the register contents.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Power management capabilities
Type
RW
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Default
1
1
1
1
1
1
1
0
0
0
0
1
0
0
1
0
Register:
Offset:
Type:
Default:
Power management capabilities
A2h (Function 0)
Read-only, Read/Write
FE12h
Table 419. Power Management Capabilities Register Description
BIT
SIGNAL
TYPE
FUNCTION
This 5-bit field indicates the power states from which the PCI6515 controller functions can assert PME.
A 0 for any bit indicates that the function cannot assert the PME signal while in that power state. These
5 bits return 11111b when read. Each of these bits is described below:
15
PME support
RW
Bit 15 defaults to a 1 indicating the PME signal can be asserted from the D3cold state. This bit is read/write
because wake-up support from D3cold is contingent on the system providing an auxiliary power source
to the VCC terminals. If the system designer chooses not to provide an auxiliary power source to the VCC
terminals for D3cold wake-up support, then BIOS must write a 0 to this bit.
Bit 14 contains the value 1 to indicate that the PME signal can be asserted from the D3hot state.
Bit 13 contains the value 1 to indicate that the PME signal can be asserted from the D2 state.
Bit 12 contains the value 1 to indicate that the PME signal can be asserted from the D1 state.
Bit 11 contains the value 1 to indicate that the PME signal can be asserted from the D0 state.
This bit returns a 1 when read, indicating that the function supports the D2 device power state.
1411
R
10
D2_Support
R
9
D1_Support
R
This bit returns a 1 when read, indicating that the function supports the D1 device power state.
86
RSVD
R
Reserved. These bits return 000b when read.
5
DSI
R
Device-specific initialization. This bit returns 0 when read.
4
AUX_PWR
R
Auxiliary power source. This bit is meaningful only if bit 15 (D3cold supporting PME) is set. When this bit
is set, it indicates that support for PME in D3cold requires auxiliary power supplied by the system by way
of a proprietary delivery vehicle.
A 0 (zero) in this bit field indicates that the function supplies its own auxiliary power source.
If the function does not support PME while in the D3cold state (bit 15=0), then this field must always return
0.
3
PMECLK
R
When this bit is 1, it indicates that the function relies on the presence of the PCI clock for PME operation.
When this bit is 0, it indicates that no PCI clock is required for the function to generate PME.
Functions that do not support PME generation in any state must return 0 for this field.
20
Version
R
These 3 bits return 010b when read, indicating that there are 4 bytes of general-purpose power
management (PM) registers as described in draft revision 1.1 of the
PCI Bus Power Management Interface
Specification
.
One or more bits in this register are cleared only by the assertion of GRST.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI7610LQFP | PC Card, UltraMedia, and Integrated 1394a-2000 OHCI Two-Port PHY/Link-Layer Controller |
| PCM1712U | Stereo Audio Digital-To-Analog Converter(立體聲音頻D\A轉(zhuǎn)換器) |
| PCM1715U | Dual Voltage Output CMOS Delta-Sigma Digital-To-Analog Converter With On-Chip Digital Filter(帶片內(nèi)濾波的雙路電壓輸出CMOS ΔΣD\A轉(zhuǎn)換器) |
| PCM1726 | Stereo Audio Digital-To-Analog Converter 16 Bits, 96kHz Sampling(16位96kHz采樣率立體聲音頻D\A轉(zhuǎn)換器) |
| PCM3008T2K | LOW POWER AND LOW VOLTAGE 16-BIT, SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI6520 | 制造商:PLX 制造商全稱:PLX 功能描述:Transparent FastLane⑩ PCI-X -to- PCI-X Bridge |
| PCI6520-CB13BI | 功能描述:外圍驅(qū)動器與原件 - PCI PCIX to PCIX BRIDGE 64bit 133MHz RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI6520-CB13BI G | 功能描述:外圍驅(qū)動器與原件 - PCI PCIX to PCIX Bridge 64Bit 133MHz RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI6520-XX13BC | 制造商:PLX 制造商全稱:PLX 功能描述:Transparent FastLane⑩ PCI-X -to- PCI-X Bridge |
| PCI6540 | 制造商:PLX 制造商全稱:PLX 功能描述:Dual-Mode (Transparent & Non-Transparent) Universal FastLane⑩ PCI-X -to- PCI-X Bridge |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。