
RELEASED
PM73122 AAL1GATOR-32
DATASHEET
PMC-1981419
ISSUE 7
32 LINK CES/DBCES AAL1 SAR PROCESSOR
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
154
Figure 71 Interrupt Hierarchy
A1SPn Interrupts
A1SPn_INTR_REG
RCVn_STAT_FIFO
A1SPn_TIDLE_FIFO
R_ERROR_STKY
MSTR_INTR_REG
SBIA_UR_REGn
SBIA_OR_REGn
SBID_UR_REGn
SBID_OR_REGn
Utopia
INTR
RAM INTR
A1SPn Interrupts
Top Level
2nd Level
3rd Level
4th Level
Line Interface
Interrupt
11.4.1.1
UTOPIA Interrupts
The UTOPIA block sources five interrupts directly to the Master Interrupt
Register. The five interrupts are Transmit UTOPIA FIFO full, Loopback FIFO
full, UTOPIA parity error, runt cell error, and UTOPIA transfer error. The first
interrupt indicates that the Transmit UTOPIA four cell FIFO has filled. The
second interrupt indicates that the UTOPIA loopback FIFO has filled. The third
interrupt indicates there was a parity error on the data received on the UTOPIA
interface. The fourth interrupt indicates cell less than 53 bytes was detected.
The fifth interrupt indicates the receive UTOPIA interface was requested to send
a cell when it did not have one available.
11.4.1.2
RAM Interface Interrupts
The two RAM interface blocks each source a parity error interrupt directly to the
Master Interrupt Register.
11.4.1.3
A1SP Interrupts
The A1SP blocks each source an interrupt to the Master Interrupt Register.
Within each A1SP block, the A1SPn interrupt register indicates the source of the
interrupt within the A1SP block. Since many indications provided by the A1SP
interrupt structure are per channel or per queue, there are 2 FIFOs provided for
per channel indications. There are six possible sources of an interrupt for the
A1SP_INTR_REG: A1SPn Receive Status FIFO not empty, A1SPn Transmit Idle