
RELEASED
PM73122 AAL1GATOR-32
DATASHEET
PMC-1981419
ISSUE 7
32 LINK CES/DBCES AAL1 SAR PROCESSOR
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
xvii
FIGURE 67 CONTROL REGISTERS MEMORY MAP ................................. 150
FIGURE 68 TRANSMIT DATA STRUCTURES MEMORY MAP................... 151
FIGURE 69 RECEIVE DATA STRUCTURES............................................... 152
FIGURE 70 NORMAL MODE REGISTERS MEMORY MAP........................ 153
FIGURE 71 INTERRUPT HIERARCHY........................................................ 154
FIGURE 72 ADDQ_FIFO WORD STRUCTURE .......................................... 157
FIGURE 73 LINE INTERFACE BLOCK ARCHITECTURE........................... 162
FIGURE 74 LINE INTERFACE AND 2
ND
RAM INTERFACE ........................ 163
FIGURE 75 CAPTURE OF T1 SIGNALING BITS ........................................ 166
FIGURE 76 CAPTURE OF E1 SIGNALING BITS........................................ 166
FIGURE 77 OUTPUT OF T1 SIGNALING BITS........................................... 167
FIGURE 78 OUTPUT OF E1 SIGNALING BITS........................................... 168
FIGURE 79 T1/E1 LINK RATE INFORMATION............................................ 170
FIGURE 80 MULTI-PHY TO MULTI-LINK LAYER DEVICE INTERFACE..... 172
FIGURE 81 SBI BLOCK ARCHITECTURE .................................................. 177
FIGURE 82 SDF-MF FORMAT OF THE T_SIGNALING BUFFER............... 200
FIGURE 83 R_CRC_SYNDROME MASK BIT TABLE LEGEND.................. 221
FIGURE 84 UTOPIA-2 MULTI-ADDRESS MODE WITH VCI BASED
LOOPBACK.................................................................................................... 391
FIGURE 85 BOUNDARY SCAN ARCHITECTURE ...................................... 393
FIGURE 86 TAP CONTROLLER FINITE STATE MACHINE........................ 395
FIGURE 87 INPUT OBSERVATION CELL (IN_CELL) ................................. 398
FIGURE 88 OUTPUT CELL (OUT_CELL).................................................... 399
FIGURE 89 BIDIRECTIONAL CELL (IO_CELL)........................................... 399