www.national.com
306
Revision 3.0
G
Core Logic Module
(Continued)
Table 5-44. DMA Page Registers
Bit
Description
I/O Port 081h
Address bits [23:16] (byte 2).
DMA Channel 2 Low Page Register (R/W)
I/O Port 082h
Address bits [23:16] (byte 2).
DMA Channel 3 Low Page Register (R/W)
I/O Port 083h
Address bits [23:16] (byte 2).
DMA Channel 1 Low Page Register (R/W)
I/O Port 087h
Address bits [23:16] (byte 2).
DMA Channel 0 Low Page Register (R/W)
I/O Port 089h
Address bits [23:16] (byte 2).
DMA Channel 6 Low Page Register (R/W)
I/O Port 08Ah
Address bits [23:16] (byte 2).
DMA Channel 7 Low Page Register (R/W)
I/O Port 08Bh
Address bits [23:16] (byte 2).
DMA Channel 5 Low Page Register (R/W)
I/O Port 08Fh
Refresh address.
ISA Refresh Low Page Register (R/W)
I/O Port 481h
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 081h.
DMA Channel 2 High Page Register (R/W)
I/O Port 482h
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 082h.
DMA Channel 3 High Page Register (R/W)
I/O Port 483h
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 083h.
DMA Channel 1 High Page Register (R/W)
I/O Port 487h
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 087h.
DMA Channel 0 High Page Register (R/W)
I/O Port 489h
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 089h.
DMA Channel 6 High Page Register (R/W)
I/O Port 48Ah
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 08Ah.
DMA Channel 7 High Page Register (R/W)
I/O Port 48Bh
Address bits [31:24] (byte 3).
Note:
This register is reset to 00h on any access to Port 08Bh.
DMA Channel 5 High Page Register (R/W)