Revision 3.0
81
www.national.com
G
General Configuration Block
(Continued)
3.2
The registers described inTable 3-2 are used to determine
general configuration for the SC2200. These registers also
indicate which multiplexed signals are issued via balls from
MULTIPLEXING, INTERRUPT SELECTION, AND BASE ADDRESS REGISTERS
which more than one signal may be output. For more infor-
mation about multiplexed signals and the appropriate con-
figurations, see Section 2.1 "Ball Assignments" on page 20.
Table 3-2. Multiplexing, Interrupt Selection, and Base Address Registers
Bit
Description
Offset 30h-33h
This register configures pins with multiple functions. See Section 2.1 on page 20 for more information about multiplexing information.
Pin Multiplexing Register - PMR (R/W)
Reset Value: 00000000h
31:30
29
Reserved:
Always write 0.
Test Signals.
Selects ball functions.
Ball #
EBGA / TEPBGA
D28 / AH3
C28 / AG4
B29 / AJ1
AL16 / V30
Test Signals.
Selects ball function.
Ball #
EBGA / TEPBGA
AJ4 / E28
Note:
If this bit is set, PMR[8] and PMR[18] must be set by software.
FPCI_MON (Fast-PCI Monitoring).
Selects Fast-PCI monitoring output signals instead of Parallel Port signals.
Fast-PCI monitoring output signals can be enabled in two ways: by setting this bit to 1 or by strapping FPCI_MON (EBGA
ball D3 / TEPBGA ball A4) high. (The strapped value can be read back at MCR[30].) Listed below is how these two options
work together and the signals that are enabled (enabling overrides add’l dependencies except FPCI_MON = 1). Note that
the FPCI monitoring signals that are muxed with Audio signals are not enabled via this bit. They are only enabled using the
strap option.
PMR[27] FPCI_MON
0
0
Disable all Fast-PCI monitoring signals
0
1
Enable all Fast-PCI monitoring signals
1
0
Enable Fast-PCI monitoring signals muxed with Parallel Port signals only
1
1
Enable all Fast-PCI monitoring signals
Ball #
EBGA / TEPBGA
FPCI_MON Signal Other Signal
U3 / B18
FPCICLK
ACK#+TFTDE
U1 / A18
F_AD7
PD7+TFTD13
V3 / A20
F_AD6
PD6+TFTD1
V2 / C19
F_AD5
PD5+TFT11
V1 / C18
F_AD4
PD4+TFTD10
W2 / C20
F_AD3
PD3+TFTD9
W3 / D20
F_AD2
PD2+TFTD8
Y1 / A21
F_AD1
PD1+TFTD7
AA1 / C21
F_AD0
PD0_TFTD5
T4 / C17
F_C/BE3#
SLCT+TFTD15
T3 / D17
F_C/BE2#
PE+TFTD14
T1 / B17
F_C/BE1#
BUSY/WAIT#+TFTD3
AA3 / D21
F_C/BE0#
ERR#+TFTD4
AB1 / A22
F_FRAME#
STB#/WRITE#+TFTD7
W1 / B20
F_IRDY#
SLIN#/ASTRB#+TFTD16
AB2 / D22
INTR_O
AFD#/DSTRB#+TFTD2
Y3 / B21
SMI_O
INIT#+TFTD5
AL15 / V31
F_DEVSEL#
GPIO16+PC_BEEP
AJ15 / U29
F_STOP#
AC97_RST#
AK14 / U31
F_GNT0#
SDATA_IN
AL14 / U30
F_TRDY#
BIT_CLK
Note:
Reserved:
Always write 0.
0: Internal Test Signals
Name
PLL2B
PLL6B
PLL5B
GXCLK
1: Internal Test Signals
Name
TEST0
TEST1
TEST2
TEST3
Add’l Dependencies
None
None
None
See PMR[23]
Add’l Dependencies
None
None
None
PMR[23] = 0
28
0: AC97 Signal
Name
SIN2
1: Internal Test Signal
Name
SDTEST3
Add’l Dependencies
None
Add’l Dependencies
See Note.
27
Add’l Dependencies
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
See PMR[23]
FPCI_MON = 1 and see PMR[0]
FPCI_MON = 1
FPCI_MON = 1
FPCI_MON = 1
26