參數(shù)資料
型號: ST7267C8T1/XXX
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48
封裝: 7 X 7 MM, LEAD FREE, TQFP-48
文件頁數(shù): 20/189頁
文件大?。?/td> 1643K
代理商: ST7267C8T1/XXX
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
ST7267C8 ST7267R8
116/189
MSCI ST7 INTERFACE (Cont’d)
14.2.2 Interrupt generation from MSCI to ST7
Each time the MSCI core executes a STOP in-
struction it stops itself and the STOP bit in the
MSR (MSCI Status Register) is set.
An interrupt is generated if the STPIE bit in the
MCR (MSCI Control Register) is set.
This feature allows the MSCI core to interrupt the
ST7 each time it completes a function ended by a
STOP instruction.
The ITR MSCI CPU instruction sets the ITR bit in
the MSR register without stopping the MSCI cpu.
An interrupt is generated if the STPIE bit in the
MCR (MSCI Control Register) is set.
14.2.3 Program RAM upload
The MSCI ST7 interface provides read and write
access to the program memory of the MSCI core.
The RAM is mapped in the memory array of the
ST7 core like any other memory but access to this
memory is protected depending on the state of the
MSCI system.
To access the memory with the ST7 the MSCI sys-
tem must be in PC or Soft reset, i.e the PCR or
SFTR bits of the MCR (MSCI Control Register) are
set.
In this state, the RAMLD bit of the MCR (MSCI
Control Register) can be set to switch the Data
RAM access from the MSCI to the ST7.
When the RAMLD bit in the MCR (MSCI Control
Register) is reset, the ST7 cannot access the
MSCI program memory:
– a write access by the ST7 to the MSCI program
memory has no effect.
– a read access by the ST7 to the MSCI program
memory returns $00 value.
When the RAMLD bit in the MCR (MSCI Control
Register) is set, the ST7 can read or write from/
into this memory. Reading can be performed ran-
domly at any address of the RAM.
Writing into this memory can only be performed by
writing pairs of bytes starting with the even ad-
dress byte followed by the next higher byte.
Figure 49. Typical ST7 flow for MSCI program memory update
store value in program
at address 2n
store value in program
memory at address 2n+1
memory
plugin code loaded
in MSCI program
memory
?
NO
YES
n<=n+2
Set RAMLD flag by
by writing to MCR
Reset RAMLD flag by
writing to MCR
ST7 core can control
MSCI program
Memory
partial update of
16-bit memory word
with incorrect value
Update of 16-bit
memory word with
correct value
ST7 core can no longer
control the MSCI
program memory
force SFTR or PCR on MSCI
by writing to MCR
MSCI core stopped
相關(guān)PDF資料
PDF描述
ST72774S9T1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72E734J6D0 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42
ST72T774S9T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44
ST7294C6B6 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28
ST72T94C6M6 8-BIT, OTPROM, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72681/R12 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays
ST72681/S13 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays
ST7271 制造商:Panasonic Industrial Company 功能描述:IC
ST7271N5B1-CLF 制造商:STMicroelectronics 功能描述:
ST727X4-EMU2B 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk