- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98145 > ST7267C8T1/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST7267C8T1/XXX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, LEAD FREE, TQFP-48 |
| 文件頁數(shù)： | 64/189頁 |
| 文件大?。?/td> | 1643K |
| 代理商： | ST7267C8T1/XXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
ST7267C8 ST7267R8
156/189
MSCI PARALLEL INTERFACE (Cont’d)
PARALLEL INTERFACE CONFIGURATION REGISTER 2 (PCR2)
Read / Write
Reset Value: 0000 0000 0000 0000 (0000h)
Bit 15 = Reserved.
Bit 14 = ED ECC Disable.
This bit is set and cleared by software.
It disables the ECC generator and forces the ECC
line and column parities to reset value.
0: ECC generator enabled.
1: ECC generator disabled.
Bit 13 = RF Reset FIFO.(write only)
This bit is set by software and is always read as 0.
Writing ’1’ in this bit resets the FIFO to empty.
Note: this Reset FIFO command does not modify
the value of the number of bytes written in the
FIFO. The LBF byte will still rise after writing the
expected number of bytes in the FIFO even if
some were deleted by a FIFO reset. This bit must
be used only to force the FIFO to empty if the FIFO
is left at a non empty state at the end of a transfer.
Bit 12 = PID Parallel Interface Disable.
This bit is set and cleared by software.
Disabling the Parallel interface stops the commu-
nication and the double buffer but does not reset
the configuration registers.
Note: setting the PID bit does not release the con-
trol signal output enable and does not reset the
FIFO.
Important note: A reset in the MCSI software of
the PID bit and the setting of the START bit (of the
PCR1 register) must be separated by a delay of at
least 3 cycles. The use of 3 additional single-cycle
instructions following the reset can be used for this
purpose.
0: Parallel interface is enabled
1: Parallel interface is disabled
Bit 11:4 = CSE[7:0] Control Signal Enable.
These bits are set and cleared by software.
0: Control line output disabled
(not driven by control signal generator)
1: Control line output enabled
(driven by control signal generator)
Bit 3 = ROE Read On Edge.
This bit is set and cleared by software.
This bit is only used in input mode to define when
the input data has to be read. Read on edge con-
figuration must be selected for external devices
using Read enable signals. Read at end of cycle
configuration must be chosen for synchronous ex-
ternal devices with data maintained on data port.
0: Read at the end of each cycle.
1: Read on the active edge of the control signal.
Bit 2 = ESB ECC Swap Bytes.
This bit is set and cleared by software.
It selects the order of the bytes in the word when
sent to the ECC generator in 16-bit mode.
0: Do not swap bytes (most significant byte first)
1: Swap bytes (least significant byte first)
Bit 1 = FSB FIFO Swap Bytes.
This bit is set and cleared by software.
It selects the order of the bytes in the word when
reading/writing from/to the FIFO. It affects both
standard 16-bit access to FIFO and direct FIFO
copy with LDV instruction.
0: Do not swap bytes.
1: Swap bytes.
Bit 0 = CLDV Control Lines Default Value.
This bit is set and cleared by software.
It selects the default value that is forced on the ac-
tive control lines when no pulse is generated and
when communication is over or not started. When
the default value is changed, it will be effective on
the enabled control ports one 60 MHz clock cycle
after. To avoid an unexpected pulse on the control
signal, it is mandatory to change the CLDV value
only when all control lines are disabled.
0: Control line default value = 0
1: Control line default value = 1
Note: Configuration registers PNDR, PCR1 and
PCR2 must not be modified when a communi-
cation is on-going.
15
8
7
0
-
ED
RF
PID
CSE7
CSE6
CSE5
CSE4
CSE3
CSE2
CSE1
CSE0
ROE
ESB
FSB
CLDV
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
| ST72T94C6M6 | 8-BIT, OTPROM, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。