- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98145 > ST7267C8T1/XXX (STMICROELECTRONICS) 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST7267C8T1/XXX |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 30 MHz, RISC MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, LEAD FREE, TQFP-48 |
| 文件頁數(shù)： | 33/189頁 |
| 文件大?。?/td> | 1643K |
| 代理商： | ST7267C8T1/XXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
ST7267C8 ST7267R8
128/189
MSCI VCI INTERFACE (Cont’d)
Read / Write operation in normal mode
Normal mode means that the BM bit of the VCR is
reset: burst mode is not enabled.
To read a single word or byte message, once the
MSCI VCI Interface enabled and in idle state, the
MSCI CPU just has to read the word in the VFDR
(VCI FIFO Data Register).The MSCI CPU is
stopped until the data is available from the target
address.
The target address is given by the VTAR (VCI Tar-
get Address Register).
To write a single word or byte message, once the
MSCI VCI Interface in idle state, the MSCI CPU
just has to write the word to transmit in the VFDR
(VCI FIFO Data Register) if the FIFO is empty. The
word is automatically transmitted to the VCI Tar-
get.
Thus, from a software point of view, the FIFO reg-
ister acts like any other register in normal mode for
both Read and Write operations.
Note: after a write operation, the user has to wait
for the end of the communication by polling the CP
bit of the VSR before stopping the VCI interface
with the VCIEN bit of the VCR. If not, communica-
tion may be cut leading to an incorrect VCI mes-
sage transmission.
Read operation in burst mode
A complete message of N 8-Word packets can be
read from the register pointed to by VTAR (VCI
Target Address Register). The message size, N, is
defined by NP bits in the VCR (VCI Control Regis-
ter).
When the MSCI VCI Interface is on and in idle
state, the MSCI CPU reads the words in the VFDR
(VCI FIFO Data Register). Once the FIFO is emp-
ty, it is reloaded with the content of the VCI buffer
which contains the next packet. If the packet is not
available, the CPU is stopped until it arrives.
After the last word of the last packet has been
read, the LWR bit of the VSR (VCI Status Regis-
ter) is set.
Write operation in burst mode
A 8-Word packet can be written to the register
pointed to by VTAR (VCI Target Address Regis-
ter).
When the MSCI VCI Interface is on and in idle
state, the MSCI CPU writes the word to transmit in
the VFDR (VCI FIFO Data Register). Once the
FIFO is full (8 words have been written), its content
is automatically transmitted to the VCI buffer which
send on the VCI bus. The FIFO becomes empty
and the bit FE of the VCR (VCI Control Register) is
set, and thus, the CPU loads the next 8 words in
the FIFO.
Because of the FIFO structure, loads (LD instruc-
tion) must not be used with immediate value.
Note: after a write operation, the user has to wait
for the end of the communication by polling the CP
bit of the VSR before stopping the VCI interface
with the VCIEN bit of the VCR. If not, communica-
tion may be cut leading to an incorrect VCI mes-
sage transmission.
Both read or write can be performed through:
■
the regular MSCI bus: as in normal mode, the
FIFO register acts as a regular register.
■
the MSCI vectored bus: the complete FIFO is
read/write in one CPU cycle to/from an other
FIFO in the MSCI system. This is done using the
LDv instruction.
16.4 Error Management
The MSCI VCI Interface does not perform any er-
ror management.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72774S9T1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST72E734J6D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, CDIP42 |
| ST72T774S9T1 | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7294C6B6 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP28 |
| ST72T94C6M6 | 8-BIT, OTPROM, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST72681/R12 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE BUS-POWERED USB 2.0 FLASH DR - Trays |
| ST72681/S13 | 制造商:STMicroelectronics 功能描述:CONTROLLER FOR HIGH-PERFORMANCE - Trays |
| ST7271 | 制造商:Panasonic Industrial Company 功能描述:IC |
| ST7271N5B1-CLF | 制造商:STMicroelectronics 功能描述: |
| ST727X4-EMU2B | 制造商:STMicroelectronics 功能描述:REALTIME EMULATOR BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。