www.ti.com
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
8.8.3.3
PLL Controller Status Register
The PLL controller status register (PLLSTAT) shows the PLL controller status. PLLSTAT is shown in
Figure 8-26
and described in
Table 8-35
.
31
16
Reserved
R-0
15
1
0
Reserved
GOSTAT
R-0
R-0
LEGEND:
R/W = Read/Write; R = Read only; -
n
= value after reset
Figure 8-26. PLL Controller Status Register (PLLSTAT) [Hex Address: 029C 013C]
Table 8-35. PLL Controller Status Register (PLLSTAT) Field Descriptions
Bit
31:1
0
Field
Reserved
GOSTAT
Value
0
Description
Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
GO operation status.
Go operation is not in progress. SYSCLK divide ratios are not being changed.
GO operation is in progress. SYSCLK divide ratios are being changed.
0
1
8.8.3.4
PLL Controller Clock Align Control Register
The PLL controller clock align control register (ALNCTL) is shown in
Figure 8-27
and described in
Table 8-36
.
31
16
Reserved
R-0
15
1
0
Reserved
ALN1
R-0
R/W-1
LEGEND:
R/W = Read/Write; R = Read only; -
n
= value after reset
Figure 8-27. PLL Controller Clock Align Control Register (ALNCTL) [Hex Address: 029C 0140]
Table 8-36. PLL Controller Clock Align Control Register (ALNCTL) Field Descriptions
Bit
31:1
0
Field
Reserved
ALN1
Value
0
Description
Reserved. The reserved bit location is always read as 0. A value written to this field has no effect.
SYSCLK1 alignment. Do not change the default values of these fields.
Do not align SYSCLK1 during GO operation. If SYS1 in DCHANGE is set to 1, SYSCLK1 switches
to the new ratio immediately after the GOSET bit in PLLCMD is set.
Align SYSCLK1 when the GOSET bit in PLLCMD is set. The SYSCLK1 ratio is set to the ratio
programmed in the RATIO bit in PLLDIV1.
0
1
Submit Documentation Feedback
C64x+ Peripheral Information and Electrical Specifications
153