www.ti.com
1.1 ZTZ/GTZ BGA Package (Bottom View)
ZTZ/GTZ 697-PIN BALL GRID ARRAY (BGA) PACKAGE
(BOTTOM VIEW)
A
2
B
1
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
Y
AA
AB
AC
AD
AE
AF
27
28
29
AG
AH
AJ
NOTE: The ZTZ mechanical package designator represents the version of the GTZ package with lead-free balls. For more detailed information,
see the
Mechanical Data
section of this document.
1.2 Description
TMS320TCI6482
Communications Infrastructure Digital Signal Processor
SPRS246F–APRIL 2005–REVISED MAY 2007
Figure 1-1
shows the TMS320TCI6482 device 697-pin ball grid array package (bottom view).
Figure 1-1. ZTZ/GTZ BGA Package (Bottom View)
The TMS320C64x+ DSPs (including the TMS320TCI6482 device) are the highest-performance
fixed-point DSP generation in the TMS320C6000 DSP platform. The TCI6482 device is based on the
third-generation high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture
developed by Texas Instruments (TI), making these DSPs an excellent choice for applications including
video and telecom infrastructure, imaging/medical, and wireless infrastructure (WI). The C64x+ devices
are upward code-compatible from previous devices that are part of the C6000 DSP platform.
Based on 90-nm process technology and with performance of up to 8000 million instructions per second
(MIPS) [or 8000 16-bit MMACs per cycle] at a 1-GHz clock rate, the TCI6482 device offers cost-effective
solutions to high-performance DSP programming challenges. The TCI6482 DSP possesses the
operational flexibility of high-speed controllers and the numerical capability of array processors.
The C64x+ DSP core employs eight functional units, two register files, and two data paths. Like the earlier
C6000 devices, two of these eight functional units are multipliers or .M units. Each C64x+ .M unit doubles
the multiply throughput versus the C64x core by performing four 16-bit x 16-bit multiply-accumulates
(MACs) every clock cycle. Thus, eight 16-bit x 16-bit MACs can be executed every cycle on the C64x+
core. At a 1-GHz clock rate, this means 8000 16-bit MMACs can occur every second. Moreover, each
multiplier on the C64x+ core can compute one 32-bit x 32-bit MAC or four 8-bit x 8-bit MACs every clock
cycle.
The TCI6482 device includes Serial RapidIO. This high bandwidth peripheral dramatically improves
system performance and reduces system cost for applications that include multiple DSPs on a board,
such as video and telecom infrastructures and medical/imaging.
Features
2
Submit Documentation Feedback