參數(shù)資料
型號(hào): TVP3025-175
廠商: Texas Instruments, Inc.
英文描述: Video Interface PALETTE(三PLL,視頻接口調(diào)色器)
中文描述: 視頻接口盒(三鎖相環(huán),視頻接口調(diào)色器)
文件頁數(shù): 82/99頁
文件大?。?/td> 663K
代理商: TVP3025-175
3–6
3.6 Switching Characteristics (Continued)
PARAMETER
TVP3025-175
MIN
TYP
TVP3025-220
MIN
TYP
UNIT
MAX
MAX
SCLK frequency (CLOAD
15 pF)
(see Note 10)
87.5
110
MHz
SCLK frequency (CLOAD
60 pF)
(see Note 10)
85
85
MHz
RCLK, VCLK frequency (see Note 10)
87.5
110
MHz
ten1
tdis1
tv1
Enable time, RD low to D(0–7) valid
40
40
ns
Disable time, RD high to D(0–7) disabled
17
17
ns
Valid time, D(0–7) valid after RD high
Propagation delay, SFLAG
to SCLK high
(see Note 10 and 11)
5
5
ns
tPLH1
0
20
0
20
ns
td1
Delay time, RD low to D(0–7) starting to
turn on
5
5
ns
td2
Delay time, selected input clock high/low
to DOTCLK (internal signal) high/low
7
7
ns
td3
Delay time, SCLK high/low to RCLK
high/low (see Note 12)
1
2
5
1
2
5
ns
td4
Delay time, VCLK high/low to RCLK
high/low (see Note 12)
1
3
6
1
3
6
ns
td5
Delay time, RCLK high/low from DOTCLK
high/low (internal signal)
7
7
ns
td6
Delay time, LCLK from RCLK
tRCLK-7
tRCLK-7
ns
td7
Delay time, DOTCLK high to IOR/IOG/IOB
active (analog output delay time)
(seeNote13)
4
4
ns
td8
Analog output settling time(seeNote 14)
5
5
ns
td9
Delay time, DOTCLK high to HSYNCOUT
and VSYNCOUT valid
9
9
ns
tr
Analog output rise time (see Note 15)
2
2
ns
Analog output skew
0
2
0
2
ns
NOTES: 10. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and
90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF,
with worst case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).
11. This parameter applies when the split shift-register transfer (SSRT) function is enabled. See
Section 2.3.7.2 for details.
12. The SCLK and VCLK delay time to RCLK depends on the load that the signals drive. This parameter is
measured with an RCLK to VCLK ratio of 1:1, and VCLK = RCLK load of 15 pF and SCLK load of 60 pF.
13. Measured from the 90% point of the rising edge of DOTCLK to 50% of the full-scale transition.
14. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within
±
1 LSB (settling time does not include clock and data feedthrough).
15. Measured between 10% and 90% of the full-scale transition.
相關(guān)PDF資料
PDF描述
TVP3030-175 Video Interface PALETTE Exract(1600×1200,24位真彩色視頻接口調(diào)色器)
TVP3030-220 Video Interface PALETTE Exract(1600×1200,24位真彩色視頻接口調(diào)色器)
TVP3030-250 Video Interface PALETTE Exract(1600×1200,24位真彩色視頻接口調(diào)色器)
TVP3409-170 Advanced Video Interface PALETTE(雙PLL,視頻接口調(diào)色器真彩色CMOS)
TVP3409-135 Advanced Video Interface PALETTE(雙PLL,視頻接口調(diào)色器真彩色CMOS)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP3025-175PCE 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3025-220MDN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3025-220PCE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
TVP3026 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette
TVP3026-135AMDN 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette