- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359352 > VCT3801A (MICRONAS SEMICONDUCTOR HOLDING AG) Video/Controller/Teletext IC Family PDF資料下載
參數(shù)資料
| 型號： | VCT3801A |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Video/Controller/Teletext IC Family |
| 中文描述： | 視頻/控制/圖文電視IC系列 |
| 文件頁數(shù)： | 116/172頁 |
| 文件大?。?/td> | 2243K |
| 代理商： | VCT3801A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
VCT 38xxA
ADVANCE INFORMATION
116
Micronas
5.14.2.Initialization
After system reset the CCC and all SUs are in standby
mode (inactive).
In standby mode, the CCC is reset to value 0000h.
Capture and compare registers CCx are reset. No
information processing will take place, e.g. update of
interrupt flags. However, the values of registers CCxI
and CCxM are only reset by system reset, not by
standby mode. Thus, it is possible to program all mode
bits in standby mode and a predetermined start-up out
of standby mode is guaranteed.
Prior to entering active mode, proper SW configuration
of the Ports assigned to function as Input Capture
inputs and Output Action outputs has to be made. The
Output Action ports have to be configured as Special
Out and the Input Capture ports as special in (see
Section 5.18. on page 126).
Please note, that the compare register CCx is reset in
standby mode. It can only be programmed in active
mode.
5.14.3.Operation of CCC
For entering active mode of the entire CAPCOM mod-
ule set, the enable bit in the standby register.
The CCC will immediately start up-counting with the
selected clock frequency and will deliver this 16-bit
value to the SUs.
The state of the counter is readable by reading the 16-
bit register CCC, Low byte first. Upon reading the Low
byte, the High byte is saved to a temporary latch,
which is then accessed during the subsequent High
byte read. Thus, for time stamp applications, read con-
sistency between Low and High byte is guaranteed.
The CCC is free running and will overflow from time to
time. This will cause generation of an overflow inter-
rupt event. The interrupt (CCCOFL) is directly fed to
the Interrupt Controller and also to all SUs where fur-
ther processing takes place.
5.14.3.1. Operation of Subunit
F
or a proper setup the SW has to program the follow-
ing SU control bits in registers CCxI and CCxM: Inter-
rupt Mask (MSK), Force Output Logic (FOL, 0 recom-
mended), Output Action mode (OAM), Input Action
mode (IAM), Reset Capture register (RCR, 0 recom-
mended), and Lock After Capture (LAC). Refer to sec-
tion 5.14.5. for details.
Each SU is able to capture the CCC value at a point of
time given by an external input event processed by an
Input Action Logic.
A SU can also change an output line level via an Out-
put Action Logic at a point of time given by the CCC
value.
Thus, a SU contains a 16-bit capture register CCx to
store the input event CCC value, a 16-bit compare reg-
ister CCx to program the Output Action CCC value, an
8-bit interrupt register CCxI and an 8-bit mode register
CCxM. Two types of interrupts per SU enable interac-
tion with SW.
For limitations on operating the CAPCOM module in
CPU Slow mode, see section 5.14.3.1.15. on
page 117.
5.14.3.1.13. Compare and Output Action
To activate a SUs compare logic the respective 16-bit
compare register CCx has to be programmed, Low
byte first. The compare action will be locked until the
High byte write is completed. As soon as CCx setting
and CCC value match, the following actions are trig-
gered:
– The flag CMP in the CCxI register is set.
– The CCxCOMP interrupt source is triggered.
– The CCxOR interrupt source is triggered when acti-
vated.
– The Output Action logic is triggered.
Four different reactions are selectable for the Output
Action signal: according to field CCxM.OAM (Table
5–17) the equal state will lead to a High or Low
level, or toggling or inactivity on this output.
Another means to control the Output Action is bit
CCxM.FOL. E.g. rise-mode and force will set the
output pin to High level, fall-mode and force to Low
level. This forcing is static, i.e. it will be permanently
active and may override compare events. Thus, it is
recommended to set and reset shortly after that, i.e.
to pulse the bit with SW. Toggle mode of the Output
Action logic and forcing leads to a burst with clock-
frequency and is not recommended.
相關PDF資料 |
PDF描述 |
|---|---|
| VCU2133 | High-Speed coder/decoder IC |
| VCX2150A | Surface mount 15.88 mm SQ (.625 SQ) |
| VCX2154A | Surface mount 15.88 mm SQ (.625 SQ) |
| VCXO-105N | VCXO |
| VCXO-199 | VCXO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| VCT3802A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family |
| VCT3803A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family |
| VCT3804A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family |
| VCT3811A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family |
| VCT3831A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family |
發(fā)布緊急采購，3分鐘左右您將得到回復。