VCT 38xxA
ADVANCE INFORMATION
94
Micronas
5.7.4. External Reset Sources
As long as the reset input comparator on the pin
RESQ detects the Low level, the VCT 38xxA is in reset
state. On this pin, external reset sources may be wire-
ored with the internal reset sources, leading to a sys-
tem-wide reset signal combining all system reset
sources.
5.7.5. Summary of Module Reset States
After reset, the controller modules are set to the follow-
ing reset states:
5.7.6. Reset Registers
This register controls the reset logic and clock genera-
tion.
ALI
r1:
r0:
w1:
Alarm Interrupt
Alarm was interrupt source
no pending alarm interrupt
reset alarm interrupt
VSI
r1:
r0:
w1:
VSUP
D
Voltage Supervision Interrupt
VSUP
D
supervision was interrupt source
no pending VSUP
D
supervision interrupt
reset VSUP
D
supervision interrupt
TPUI
r1:
r0:
w1:
TPU Watchdog Interrupt
TPU watchdog was interrupt source
no pending TPU watchdog interrupt
reset TPU interrupt flag
If the source of one of these interrupts is still active,
resetting the interrupt flag will not work and no further
interrupt will be generated.
I2CEN
r/w1:
r/w0:
I2C Enable
Enable I2C output from FE/BE.
Disable I2C output.
DCOCLP
r/w1:
r/w0:
DCO clamping
DCO input clamped to 0.
DCO input controlled by front-end.
SELCLK
r/w1:
r/w0:
Select clock source
From PLL.
From DCO.
RESDIS
r/w1:
r/w0:
Reset Disable
Disable internal CPU reset.
Enable internal CPU reset.
RESOUT
w1:
w0:
RESQ Output
RESQ output active.
RESQ output inactive.
This register controls the Supply and Clock Supervi-
sion modules.
CSA
w1:
w0:
Clock and Supply Supervision Active
Both Enabled.
Both Disabled.
This register controls the Watchdog module. Only val-
ues between 1 and 255 are allowed.
WDRES
r1:
w:
Watchdog Reset Source
Watchdog was reset source.
Any write access to CSW1 resets this
flag.
First write the desired watchdog time value to this reg-
ister. On further writes, to retrigger the Watchdog,
alternatingly write a value (not necessarily the former
time value) and its bit complemented value. Never
change the latter value.
Table 5–6:
Status after reset
Module
Status
CPU
CPU Fast mode.
Interrupt
Controller
Interrupts are disabled. Priority reg-
isters, request flip-flops and stack
are cleared.
Ports
Normal mode. Output is tristate.
Watchdog
Switched off. SW activation is pos-
sible.
Clock
monitor
EMU IC: Active. SW may toggle.
normal IC: Permanently active.
28:
1F07
29:
RC
30:
Reset Control Register
bit
7
6
5
4
3
2
1
0
w
ALI
VSI
TPUI
I2CEN
DCOCLP SELCLK RESDIS RESOUT
r
ALI
VSI
TPUI
I2CEN
DCOCLP SELCLK RESDIS
0
reset
0
0
0
0
1
0
0
0
31:
1F00
32:
CSW0
33:
Clock, Supply & Watchdog Regis-
ter 0
bit
7
6
5
4
3
2
1
0
w
x
x
x
x
x
x
x
CSA
reset
x
x
x
x
x
x
x
1
34:
1F60
35:
CSW1
36:
Clock, Supply & Watchdog Regis-
ter 1
bit
7
6
5
4
3
2
1
0
r
x
x
x
x
x
x
x
WDRES
w
Watchdog Time and Trigger Value
reset
1
1
1
1
1
1
1
1