參數(shù)資料
型號： VCT3801A
廠商： MICRONAS SEMICONDUCTOR HOLDING AG
英文描述： Video/Controller/Teletext IC Family
中文描述： 視頻/控制/圖文電視IC系列
文件頁數(shù)： 47/172頁
文件大?。?/td> 2243K
代理商： VCT3801A
ADVANCE INFORMATION
VCT 38xxA
Micronas
47
3. Text and OSD Processing
3.1. Introduction
The VCT 38xxA includes a World System Teletext
(WST) decoder, whose display capabilities are also
used for OSD generation. In the following sections the
text and OSD processing part of the VCT 38xxA will be
named TPU for short.
With integrated CPU, RAM and ROM, an adaptive data
slicer, a display controller, and a number of interfaces,
the TPU offers acquisition and display of various tele-
text and data services such as WST, PDC, VPS, and
WSS. Fig. 3–1 shows the functional block diagram of
the TPU.
The TPU operates independently from the TV control-
ler and can be controlled by software via I
2
C bus inter-
face (see Section 3.14. on page 82). The TV controller
is not burdened with the task of teletext decoding and
communicates with the TPU via a high-level command
language.
The TPU performs the following tasks:
– teletext data acquisition
(hardware)
– teletext data decoding
(software)
– page generation
(software)
– page memory management
(software)
– page display
(hardware)
– user interface
(software)
3.2. SRAM Interface
The SRAM interface connects a standard SRAM to the
internal bus structure. The address bus is 19 bit wide,
addressing SRAMs up to 4 Mbit. Smaller SRAMs can
also be connected.
The SRAM interface has to handle 3 asynchronous
data streams. The CPU needs access to every mem-
ory location of the SRAM. During VBI the slicer writes
up to 22 teletext lines of 43 Bytes into the acquisition
scratch memory. During text display the display con-
troller copies teletext rows from display memory into its
internal row buffer.
On VCT 38xxA the SRAM interface of the TPU is con-
nected to the memory bus of the TV controller. This is
done to save pins and to give the TV controller faster
access to the display memory. Refer to DMA Interface
(chapter 5.9. on page 96) for more details.
After reset the TPU will not use the SRAM interface
until receiving the I
2
C command “DRAM_MODE” (see
Section 3.12. on page 68).
3.3. Text Controller
The TPU operates with its own 65C02 core running at
10.125 MHz. The core can address up to 64 kBytes of
memory.
The CPU memory contains 640 Bytes RAM, 12 kBytes
program ROM and 12 kBytes character ROM. The
character ROM holds the font data and is separated
from the program ROM to save CPU time. The CPU
can still access the character ROM via a DMA inter-
face including wait cycles. The display controller can
also access the CPU memory via the same DMA inter-
face. By this means it is possible to locate part of the
character font in program ROM or part of the program
code in character ROM.
Table 3–1:
Memory map of text controller
Interrupt Vector
Absolute Address
(High Byte, Low Byte)
IRQ
FFFF, FFFE
Reset
FFFD, FFFC
NMI
FFFB, FFFA
Control Word
FFF9
Memory Segment
Absolute Address
Zero Page
0000
00FF
Stack Page
0100
01FF
OSD Buffer
0100
019F
I/O Page
0200
02FF
Extra Page
0300
037F
Character ROM
5000
7FFF
Program ROM
D000
FFFF
相關PDF資料
PDF描述
VCU2133 High-Speed coder/decoder IC
VCX2150A Surface mount 15.88 mm SQ (.625 SQ)
VCX2154A Surface mount 15.88 mm SQ (.625 SQ)
VCXO-105N VCXO
VCXO-199 VCXO
相關代理商/技術參數(shù)
參數(shù)描述
VCT3802A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3803A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3804A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3811A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
VCT3831A 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Video/Controller/Teletext IC Family
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*