VCT 38xxA
ADVANCE INFORMATION
88
Micronas
RESLNG
r/w1:
r/w0:
Reset Pulse Length
Pulse length is 4095/f
OSC
.
Pulse length is 16/f
OSC
.
This bit specifies the length of the reset pulse which is
output at pin RESQ following an internal reset. If pin
TEST is 1 the first reset after power on is short. The
following resets are as programmed by RESLNG. If pin
TEST is 0 all resets are long.
TSTTOG
r/w1:
TEST Pin Toggle
Pin TEST can toggle the Multi Function
pins.
Pin TEST can’t toggle the Multi Function
pins.
r/w0:
This bit is used for test purposes only. If TSTTOG is
true in IC active mode, pin TEST can toggle the Multi
Function pins between Bus mode and normal mode.
DISEXT
r/w1:
Disable External Memory Access
DB0
DB7, WExQ and OExQ output pins
are tristate during internal memory
access (see Fig. 5–2 on page 89).
DB0
DB7, WExQ and OExQ output pins
are active during internal memory access.
r/w0:
MFM
r/w1:
r/w0:
Multi Function pin Mode
Enable normal mode.
Enable Test Bus mode.
TSTROM
r/w1:
r/w0:
Test ROM (mask ROM parts only)
Disable internal Test ROM.
Enable internal Test ROM (@ IROM=1).
IROM
r/w1:
r/w0:
Internal ROM
Enable internal CPU ROM.
Disable internal CPU ROM.
IRAM
r/w1:
r/w0:
Internal RAM
Enable internal CPU RAM.
Disable internal CPU RAM.
ICPU
r/w1:
r/w0:
Internal CPU
Enable internal CPU.
Disable internal CPU.
1:
1F01
2:
CR
3:
Control Register
bit
7
6
5
4
3
2
1
0
r/w
RESLNG TSTTOG DISEXT
MFM
TSTROM
IROM
IRAM
ICPU
reset
Value of 00FFF9h
Table 5–5:
Some commonly used settings for address
location 00FFF9h.
Code
TEST
Pin
Operation Mode
FFh
0
Stand-alone with internal ROM
or Flash
DFh
0
Emulator mode (CPGA257
package)
ABh
1
External program storage con-
nected to Multi Function pins in
Bus mode
Table 5–3:
TSTROM and IROM usage in mask ROM
parts
TSTROM
IROM
selected program storage
1
1
internal CPU ROM
0
1
internal Test ROM
x
0
external on Multi Function
pins in Bus mode
Table 5–4:
TSTTOG and MFM usage
TSTTOG
MFM
TEST pin
Multi
Function
Pins
x
1
x
normal mode
1
0
1
normal mode
1
0
0
Bus mode
0
0
x
Bus mode