- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4592 > AD5522JSVDZ (Analog Devices Inc)IC PMU QUAD 16BIT DAC 80-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5522JSVDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PMU QUAD 16BIT DAC 80-TQFP |
| 產(chǎn)品變化通告： | Improve FI ac crosstalk |
| 設(shè)計(jì)資源： | Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 每引腳參數(shù)測(cè)量單元（PPMU） |
| 應(yīng)用： | 自動(dòng)測(cè)試設(shè)備 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 80-TQFP（12x12） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 798 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
AD5522
Data Sheet
Rev. E | Page 30 of 64
THEORY OF OPERATION
The AD5522 is a highly integrated, quad per-pin parametric
measurement unit (PPMU) for use in semiconductor automated
test equipment. It provides programmable modes to force a pin
voltage and measure the corresponding current (FVMI) and
to force a pin current and measure the corresponding voltage
(FIMV). The device is also capable of all other combinations,
including force high-Z and measure high-Z. The PPMU can
force or measure a voltage range of 22.5 V. It can force or
measure currents up to ±80 mA per channel using the internal
amplifier; the addition of an external amplifier enables higher
current ranges. All the DAC levels required for each PMU
channel are on chip.
FORCE AMPLIFIER
The force amplifier drives the analog output, FOHx, which
drives a programmed current or voltage to the device under
test (DUT). Headroom and footroom requirements for this
amplifier are 3 V on either end. An additional ±1 V is dropped
across the sense resistor when maximum (rated) current is
flowing through it.
The force amplifier is designed to drive DUT capacitances up
to 10 nF, with a compensation value of 100 pF. Larger DUT
capacitive loads require larger compensation capacitances.
Local feedback ensures that the amplifiers are stable when
disabled. A disabled channel reduces power consumption by
2.5 mA per channel.
COMPARATORS
Per channel, the DUT measured voltage or current is monitored
by two comparators configured as window comparators. Internal
DAC levels set the CPL (comparator low) and CPH (comparator
high) threshold values. There are no restrictions on the voltage
settings of the comparator highs and lows. CPL going higher
than CPH is not a useful operation; however, it does not cause
any problems with the device. CPOLx (comparator output low)
and CPOHx (comparator output high) are continuous time
comparator outputs.
Table 8. Comparator Output Function Using SPI Interface
Test Condition
CPOLx
CPOHx
VDUT or IDUT > CPH
0
VDUT or IDUT < CPH
1
VDUT or IDUT > CPL
1
VDUT or IDUT < CPL
0
CPH > VDUT or IDUT > CPL
1
When using the SPI interface, full comparator functionality is
available. When using the LVDS interface, the comparator
function is limited to one output per comparator, due to the
large pin count requirement of the LVDS interface.
When using the LVDS interface, the comparator output available
pins, CPO0 to CPO3, provide information on whether the meas-
ured voltage or current is inside or outside the set CPH and CPL
window. Information on whether the measurement was high or
low is available via the serial interface (comparator status register).
Table 9. Comparator Output Function Using LVDS Interface
Test Condition
CPOx Output
(CPL < (VDUT or IDUT)) and ((VDUT or IDUT) < CPH)
1
(CPL > (VDUT or IDUT)) or ((VDUT or IDUT) > CPH)
0
CLAMPS
Current and voltage clamps are included on chip, one clamp for
each PMU channel. The clamps protect the DUT in the event of
an open-circuit or short-circuit condition. Internal DAC levels
set the CLL (clamp low) and CLH (clamp high) levels. The clamps
work to limit the force amplifier if a voltage or current at the
DUT exceeds the set levels. The clamps also protect the DUT if
a transient voltage or current spike occurs when changing to a
different operating mode or when programming the device to a
different current range.
The voltage clamps are available while forcing current, and the
current clamps are available while forcing voltage. The user can
set up the voltage or current clamp status (enabled or disabled)
using the serial interface (system control register or PMU register).
Each clamp has a smooth, finite transition region between
normal (unclamped) operation and the final clamped level, and
an internal flag is activated within this transition zone. The
open-drain CGALM pin indicates whether one or more PMU
channels has clamped. The clamp status of an individual PMU
can be determined by polling the alarm status register using the
SPI or LVDS interface.
CLL should never be greater than CLH. For the voltage clamps,
there should be 500 mV between the CLL and CLH levels to
ensure that a region exists in the middle of the clamps where
both are off. Similarly, set current clamps ±250 mV away from 0 A.
The transfer function for voltage clamping in FI mode is
VCLL or VCLH = 4.5 × VREF × (DAC_CODE/216)
(3.5 × VREF × (OFFSET_DAC_CODE/216)) + DUTGND
See the DAC Levels section for more information.
The transfer function for current clamping in FV mode is
ICLL or ICLH = 4.5 × VREF × ((DAC_CODE
32,768)/216)/(RSENSE × MI_Amplifier_Gain)
where:
RSENSE is the sense resistor of the selected current range.
MI_Amplifier_Gain is the gain of the measure current
instrumentation amplifier, either 5 or 10.
Do not change clamp levels while the channel is in force mode
because this can affect the forced voltage or current applied to
the DUT. Similarly, the clamps should not be enabled or
disabled during a force operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESC65DRTI | CONN EDGECARD 130PS DIP .100 SLD |
| AMC30DRTS | CONN EDGECARD 60POS .100 DIP SLD |
| AMC30DRES | CONN EDGECARD 60POS .100 EYELET |
| ASC31DRAS | CONN EDGECARD 62POS .100 R/A DIP |
| RGM40DTMT | CONN EDGECARD 80POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5522JSVUZ | 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD5522JSVUZ-RL | 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:每引腳參數(shù)測(cè)量單元（PPMU） 應(yīng)用:自動(dòng)測(cè)試設(shè)備 安裝類型:表面貼裝 封裝/外殼:80-TQFP 裸露焊盤 供應(yīng)商器件封裝:80-TQFP-EP（12x12） 標(biāo)準(zhǔn)包裝:1,000 |
| AD5523JCPZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs |
| AD5530 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs |
| AD5530_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。