參數(shù)資料
型號(hào)： AD5522JSVDZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 28/64頁(yè)
文件大?。?/td> 0K
描述： IC PMU QUAD 16BIT DAC 80-TQFP
產(chǎn)品變化通告： Improve FI ac crosstalk
設(shè)計(jì)資源： Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
標(biāo)準(zhǔn)包裝： 1
類型： 每引腳參數(shù)測(cè)量單元（PPMU）
應(yīng)用： 自動(dòng)測(cè)試設(shè)備
安裝類型： 表面貼裝
封裝/外殼： 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 80-TQFP（12x12）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 798 (CN2011-ZH PDF)
AD5522
Data Sheet
Rev. E | Page 34 of 64
When configured as DUTGND per channel, this dual function
pin is no longer connected to the input of the guard amplifier.
Instead, it is connected to the low end of the instrumentation
amplifier (SW14a), and the input of the guard amplifier is
connected internally to MEASVHx (SW13a).
DUTGND
MEASURE
VOLTAGE
IN-AMP
MEASVH[0:3]
GUARD[0:3]
GUARDIN[0:3]/
DUTGND[0:3]
DUT
GUARD
AMP
SW14
SW13
SW16
b
a
–
+
×1
AGND
06197-
029
Figure 49. Using the DUTGND per Channel Feature
GUARD AMPLIFIER
A guard amplifier allows the user to bootstrap the shield of
the cable to the voltage applied to the DUT, ensuring minimal
drops across the cable. This is particularly important for
measurements requiring a high degree of accuracy and in leakage
current testing.
If not required, all four guard amplifiers can be disabled via the
serial interface (system control register). Disabling the guard
amplifiers decreases power consumption by 400 μA per channel.
section, GUARDINx/DUTGNDx are dual function pins. Each
pin can function either as a guard amplifier input for one chan-
nel or as a DUTGND input for one channel, depending on the
requirements of the end application (see Figure 49).
A guard alarm event occurs when the guard output moves more
than 100 mV away from the guard input voltage for more than
200 μs. In this case, the event is flagged via the open-drain output
CGALM. Because the guard and clamp alarm functions share
the same alarm output, CGALM, the alarm information (alarm
trigger and alarm channel) is available via the serial interface in
the alarm status register.
Alternatively, the serial interface allows the user to set up the
CGALM output to flag either the clamp status or the guard
status. By default, this open-drain alarm pin is an unlatched
output, but it can be configured as a latched output via the serial
interface (system control register).
COMPENSATION CAPACITORS
Each channel requires an external compensation capacitor
(CCOMP) to ensure stability into the maximum load capacitance
while ensuring that settling time is optimized. In addition, one
CFF pin per channel is provided to further optimize stability and
settling time performance when in force voltage (FV) mode. When
changing from force current (FI) mode to FV mode, the internal
switch connecting the CFF capacitor is automatically closed.
Although the force amplifier is designed to drive load capacitances
up to 10 nF (with CCOMP capacitor = 100 pF), it is possible to
use larger compensation capacitor values to drive larger loads,
at the expense of an increase in settling time. If a wide range of
load capacitances must be driven, an external multiplexer
connected to the CCOMPx pin allows optimization of settling
time vs. stability. The series resistance of a switch placed on
CCOMPx should typically be <50 Ω.
Suitable multiplexers for use are the ADG1404, ADG1408, or
one of the multiplexers in the ADG4xx family, which typically
have on resistances of less than 50 .
Similarly, connecting the CFF node to an external multiplexer
accommodates a wide range of CDUT in FV mode. The ADG1204
or ADG1209 family of multiplexers meet these requirements.
The series resistance of the multiplexer used should be such that
1/(2π × RON × CDUT) > 100 kHz
The voltage range of the CFFx and CCOMPx pins is the same as
the voltage range expected on the FOHx pin; therefore, choice
of capacitor must take this into account.
Table 12. Suggested Compensation Capacitor Selection
CLOAD
CCOMP Capacitor
CFF Capacitor
≤1 nF
100 pF
220 pF
≤10 nF
100 pF
1 nF
≤100 nF
CLOAD/100
CLOAD/10
相關(guān)PDF資料
PDF描述
ESC65DRTI CONN EDGECARD 130PS DIP .100 SLD
AMC30DRTS CONN EDGECARD 60POS .100 DIP SLD
AMC30DRES CONN EDGECARD 60POS .100 EYELET
ASC31DRAS CONN EDGECARD 62POS .100 R/A DIP
RGM40DTMT CONN EDGECARD 80POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5522JSVUZ 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
AD5522JSVUZ-RL 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:每引腳參數(shù)測(cè)量單元（PPMU） 應(yīng)用:自動(dòng)測(cè)試設(shè)備 安裝類型:表面貼裝 封裝/外殼:80-TQFP 裸露焊盤 供應(yīng)商器件封裝:80-TQFP-EP（12x12） 標(biāo)準(zhǔn)包裝:1,000
AD5523JCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs
AD5530 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs
AD5530_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*