參數(shù)資料
型號(hào)： AD5522JSVDZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 32/64頁(yè)
文件大?。?/td> 0K
描述： IC PMU QUAD 16BIT DAC 80-TQFP
產(chǎn)品變化通告： Improve FI ac crosstalk
設(shè)計(jì)資源： Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
標(biāo)準(zhǔn)包裝： 1
類型： 每引腳參數(shù)測(cè)量單元（PPMU）
應(yīng)用： 自動(dòng)測(cè)試設(shè)備
安裝類型： 表面貼裝
封裝/外殼： 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 80-TQFP（12x12）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 798 (CN2011-ZH PDF)
AD5522
Data Sheet
Rev. E | Page 38 of 64
Table 14. References Suggested For Use with AD55221
Part No.
Voltage (V)
Initial
Accuracy %
Ref Out
TC (ppm/°C)
Ref Output
Current (mA)
SupplyVoltage
Range (V)
Package
ADR435
5
±0.04
1
30
+7 to +18
MSOP, SOIC
ADR445
5
±0.04
1
10
+5.5 to +18
MSOP, SOIC
ADR431
2.5
±0.04
1
30
+4.5 to +18
MSOP, SOIC
ADR441
2.5
±0.04
1
10
+3 to +18
MSOP, SOIC
1
Subset of the possible references suitable for use with the AD5522. Visit www.analog.com for more options.
For other voltage and current ranges, the required reference
level can be calculated as follows:
1. Identify the nominal range required.
2. Identify the maximum offset span and the maximum gain
required on the full output signal range.
3. Calculate the new maximum output range, including the
expected maximum gain and offset errors.
4. Choose the new required VOUTMAX and VOUTMIN, keeping
the VOUT limits centered on the nominal values. Note that
AVDD and AVSS must provide sufficient headroom.
5. Calculate the value of VREF as follows:
VREF = (VOUTMAX VOUTMIN)/4.5
Reference Selection Example
If, given the following conditions:
Nominal output range = 10 V (2 V to +8 V)
Offset error = ±100 mV
Gain error = ±0.5%
REFGND = AGND = 0 V
Then, with gain error = ±0.5%, the maximum positive gain
error = +0.5%, and the output range including gain error =
10 V + 0.005(10 V) = 10.05 V.
With offset error = ±100 mV, the maximum offset error span =
2(100 mV) = 0.2 V, and the output range including gain error
and offset error = 10.05 V + 0.2 V = 10.25 V.
To calculate VREF with actual output range = 10.25 V, that is,
2.125 V to +8.125 V (centered),
VREF = (8.125 V + 2.125 V)/4.5 = 2.28 V
If the solution yields an inconvenient reference level, the user
can adopt one of the following approaches:
Use a resistor divider to divide down a convenient, higher
reference level to the required level.
Select a convenient reference level above VREF and modify
the gain and offset registers to digitally downsize the reference.
In this way, the user can use almost any convenient refer-
ence level.
Use a combination of these two approaches.
In this case, the optimum reference is a 2.5 V reference; the user
can use the M and C registers and the offset DAC to achieve the
required 2 V to +8 V range. Change the ISENSE amplifier gain to
5 to ensure a full-scale current range of the specified values (see
the Current Range Selection section). This gain also allows opti-
mization of power supplies and minimizes power consumption
within the device.
It is important to bear in mind when choosing a reference value
that values other than 5 V (MI gain = 10) and 2.5 V (MI gain = 5)
result in current ranges other than those specified. See the
Measure Current Gains section for more details.
CALIBRATION
Calibration involves determining the gain and offset of each
channel in each mode and overwriting the default values in the
M and C registers of the individual DACs. In some cases (for
example, FI mode), the calibration constants, particularly those
for gains, may be range dependent.
Reducing Zero-Scale Error
Zero-scale error can be reduced as follows:
1. Set the output to the lowest possible value.
2. Measure the actual output voltage and compare it to the
required value. This gives the zero-scale error.
3. Calculate the number of LSBs equivalent to the zero-scale
error and add/subtract this number to the default value of
the C register.
Reducing Gain Error
Gain error can be reduced as follows:
1. Measure the zero-scale error.
2. Set the output to the highest possible value.
3. Measure the actual output voltage and compare it to the
required value. This is the gain error.
4. Calculate the number of LSBs equivalent to the gain error
and subtract this number from the default value of the M
register. Note that only positive gain error can be reduced.
相關(guān)PDF資料
PDF描述
ESC65DRTI CONN EDGECARD 130PS DIP .100 SLD
AMC30DRTS CONN EDGECARD 60POS .100 DIP SLD
AMC30DRES CONN EDGECARD 60POS .100 EYELET
ASC31DRAS CONN EDGECARD 62POS .100 R/A DIP
RGM40DTMT CONN EDGECARD 80POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5522JSVUZ 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
AD5522JSVUZ-RL 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:每引腳參數(shù)測(cè)量單元（PPMU） 應(yīng)用:自動(dòng)測(cè)試設(shè)備 安裝類型:表面貼裝 封裝/外殼:80-TQFP 裸露焊盤 供應(yīng)商器件封裝:80-TQFP-EP（12x12） 標(biāo)準(zhǔn)包裝:1,000
AD5523JCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs
AD5530 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs
AD5530_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*