參數(shù)資料
型號： AD5522JSVDZ
廠商： Analog Devices Inc
文件頁數(shù)： 3/64頁
文件大?。?/td> 0K
描述： IC PMU QUAD 16BIT DAC 80-TQFP
產(chǎn)品變化通告： Improve FI ac crosstalk
設(shè)計(jì)資源： Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
標(biāo)準(zhǔn)包裝： 1
類型： 每引腳參數(shù)測量單元（PPMU）
應(yīng)用： 自動測試設(shè)備
安裝類型： 表面貼裝
封裝/外殼： 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 80-TQFP（12x12）
包裝： 托盤
產(chǎn)品目錄頁面： 798 (CN2011-ZH PDF)
Data Sheet
AD5522
Rev. E | Page 11 of 64
Parameter
Min
Max
Unit
Test Conditions/Comments
Power Supply Sensitivity2
From dc to 1 kHz
ΔForced Voltage/ΔAVDD
80
dB
ΔForced Voltage/ΔAVSS
80
dB
ΔMeasured Current/ΔAVDD
85
dB
ΔMeasured Current/ΔAVSS
75
dB
ΔForced Current/ΔAVDD
75
dB
ΔForced Current/ΔAVSS
75
dB
ΔMeasured Voltage/ΔAVDD
85
dB
ΔMeasured Voltage/ΔAVSS
80
dB
ΔForced Voltage/ΔDVCC
90
dB
ΔMeasured Current/ΔDVCC
90
dB
ΔForced Current/ΔDVCC
90
dB
ΔMeasured Voltage/ΔDVCC
90
dB
1
Typical specifications are at 25°C and nominal supply, ±15.25 V, unless otherwise noted.
2
Guaranteed by design and characterization; not production tested. Tempco values are mean and standard deviation, unless otherwise noted.
TIMING CHARACTERISTICS
AVDD ≥ 10 V, AVSS ≤ 5 V, |AVDD AVSS| ≥ 20 V and ≤ 33 V, DVCC = 2.3 V to 5.25 V, VREF = 5 V, TJ = 25°C to 90°C, unless
otherwise noted.
Table 2. SPI Interface
Parameter 1, 2, 3
DVCC, Limit at TMIN, TMAX
Unit
Description
2.3V to 2.7V
2.7V to 3.6V
4.5V to 5.25V
tWRITE4
1030
735
ns min
Single channel update cycle time (X1 register write)
950
655
ns min
Single channel update cycle time (any other register write)
t1
30
20
ns min
SCLK cycle time
t2
8
ns min
SCLK high time
t3
8
ns min
SCLK low time
t4
10
ns min
SYNC falling edge to SCLK falling edge setup time
150
ns min
Minimum SYNC high time in write mode after X1 register
write (one channel)
70
ns min
Minimum SYNC high time in write mode after any
other register write
t6
10
5
ns min
29th SCLK falling edge to SYNC rising edge
t7
5
ns min
Data setup time
t8
9
7
4.5
ns min
Data hold time
t9
120
75
55
ns max
SYNC rising edge to BUSY falling edge
t10
BUSY pulse width low for X1 and some PMU register writes;
1 DAC X1
1.65
s max
2 DAC X1
2.3
s max
3 DAC X1
2.95
s max
4 DAC X1
3.6
s max
Other Registers
270
ns max
System control register/PMU registers
t11
20
ns min
29th SCLK falling edge to LOAD falling edge
t12
20
ns min
LOAD pulse width low
t13
150
ns min
BUSY rising edge to FOHx output response time
t14
0
ns min
BUSY rising edge to LOAD falling edge
t15
100
ns max
LOAD falling edge to FOHx output response time
相關(guān)PDF資料
PDF描述
ESC65DRTI CONN EDGECARD 130PS DIP .100 SLD
AMC30DRTS CONN EDGECARD 60POS .100 DIP SLD
AMC30DRES CONN EDGECARD 60POS .100 EYELET
ASC31DRAS CONN EDGECARD 62POS .100 R/A DIP
RGM40DTMT CONN EDGECARD 80POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5522JSVUZ 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝
AD5522JSVUZ-RL 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:每引腳參數(shù)測量單元（PPMU） 應(yīng)用:自動測試設(shè)備 安裝類型:表面貼裝 封裝/外殼:80-TQFP 裸露焊盤 供應(yīng)商器件封裝:80-TQFP-EP（12x12） 標(biāo)準(zhǔn)包裝:1,000
AD5523JCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs
AD5530 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs
AD5530_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*