參數(shù)資料
型號(hào): AD5522JSVDZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 31/64頁(yè)
文件大?。?/td> 0K
描述: IC PMU QUAD 16BIT DAC 80-TQFP
產(chǎn)品變化通告: Improve FI ac crosstalk
設(shè)計(jì)資源: Parametric Measurement Unit and Supporting Components for PAD Appls Using AD5522 and AD7685 (CN0104)
標(biāo)準(zhǔn)包裝: 1
類型: 每引腳參數(shù)測(cè)量單元(PPMU)
應(yīng)用: 自動(dòng)測(cè)試設(shè)備
安裝類型: 表面貼裝
封裝/外殼: 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 80-TQFP(12x12)
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 798 (CN2011-ZH PDF)
Data Sheet
AD5522
Rev. E | Page 37 of 64
The calibration engine is engaged only when data is written to
the X1 register and for some PMU writes (see Table 18). The
calibration engine is not engaged when data is written to the M
or C register. This has the advantage of minimizing the initial
setup time of the device. To calculate a result that includes new
M or C data, a write to X1 is required.
CACHED X2 REGISTERS
Each DAC has a number of cached X2 registers. These registers
store the result of a gain and offset calibration in advance of a mode
change. This enables the user to preload registers, allowing the
calibration engine to calculate the appropriate X2 value and store
it until a change in mode occurs. Because the data is ready and
held in the appropriate register, mode changing is as time efficient
as possible. If an update occurs to a DAC register set that is
currently part of the operating PMU mode, the DAC output is
updated immediately (depending on the LOAD condition).
Gain and Offset Registers for the FIN DAC
The force amplifier input (FIN) DAC level contains independent
gain and offset control registers that allow the user to digitally
trim gain and offset. There are six sets of X1, M, and C registers:
one set for the force voltage range and one set for each force
current range (four internal current ranges and one external
current range). Six X2 registers store the calculated DAC values,
ready to load to the DAC register upon a PMU mode change.
SERIAL I/F
FIN
16
X1 REG
C REG
M REG
×6
16
16-BIT
FIN DAC
OFFSET DAC
X2 REG
VREF
06197-
030
Figure 51. FIN DAC Registers
Gain and Offset Registers for the Comparator DACs
The comparator DAC levels contain independent gain and
offset control registers that allow the user to digitally trim gain
and offset. There are six sets of X1, M, and C registers: one set
for the force voltage mode and one set for each force current
range (four internal current ranges and one external current
range). In this way, X2 can be preprogrammed, which allows for
efficient switching into the required compare mode. Six X2
registers store the calculated DAC values, ready to load to the
DAC register upon a PMU mode change.
SERIAL I/F
CPL
16
X1 REG
C REG
M REG
×6
16
16-BIT
CPL DAC
X2 REG
VREF
CPH
16
X1 REG
C REG
M REG
×6
16
16-BIT
CPH DAC
X2 REG
06197-
031
Figure 52. Comparator Registers
Gain and Offset Registers for the Clamp DACs
The clamp DAC levels contain independent gain and offset
control registers that allow the user to digitally trim gain and
offset. There are two sets of X1, M, and C registers: one set for
the force voltage mode and one set for all five current ranges.
Two X2 registers store the calculated DAC values, ready to load
to the DAC register upon a PMU mode change.
SERIAL I/F
CLL
16
X1 REG
C REG
M REG
16
16-BIT
CLL DAC
X2 REG
VREF
CLH
16
X1 REG
C REG
M REG
16
16-BIT
CLH DAC
X2 REG
06197-
032
×2
Figure 53. Clamp Registers
REFERENCE VOLTAGE (VREF)
One buffered analog input, VREF, supplies all 21 DACs with the
necessary reference voltage to generate the required dc levels.
REFERENCE SELECTION
The voltage applied to the VREF pin determines the output
voltage range and span applied to the force amplifier, clamp, and
comparator inputs. The AD5522 can be used with a reference
input ranging from 2 V to 5 V; however, for most applications,
a reference input of 5 V or 2.5 V is sufficient to meet all voltage
range requirements. The DAC amplifier gain is 4.5, which gives
a DAC output span of 22.5 V. The DACs have gain and offset
registers that can be used to trim out system errors.
In addition, the gain register can be used to reduce the DAC
output range to the desired force voltage range. The FIN DAC
retains 16-bit resolution even with a gain register setting of
quarter scale (0x4000). Therefore, from a single 5 V reference,
it is possible to obtain a voltage span as high as 22.5 V or as low
as 5.625 V.
When using the gain and offset registers, the selected output
range should take into account the system gain and offset errors
that need to be trimmed out. Therefore, the selected output
range should be larger than the actual required range.
When using low supply voltages, ensure that there is sufficient
headroom and footroom for the required force voltage range.
Also, the forced current range is the quoted full-scale range only
with an applied reference of 5 V (ISENSE amplifier gain = 10) or
2.5 V (ISENSE amplifier gain = 5).
相關(guān)PDF資料
PDF描述
ESC65DRTI CONN EDGECARD 130PS DIP .100 SLD
AMC30DRTS CONN EDGECARD 60POS .100 DIP SLD
AMC30DRES CONN EDGECARD 60POS .100 EYELET
ASC31DRAS CONN EDGECARD 62POS .100 R/A DIP
RGM40DTMT CONN EDGECARD 80POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5522JSVUZ 功能描述:IC PMU QUAD 16BIT DAC 80-TQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA(27x27) 包裝:散裝
AD5522JSVUZ-RL 功能描述:Per-Pin Parametric Measurement Unit (PPMU) IC Automatic Test Equipment 80-TQFP-EP (12x12) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 類型:每引腳參數(shù)測(cè)量單元(PPMU) 應(yīng)用:自動(dòng)測(cè)試設(shè)備 安裝類型:表面貼裝 封裝/外殼:80-TQFP 裸露焊盤 供應(yīng)商器件封裝:80-TQFP-EP(12x12) 標(biāo)準(zhǔn)包裝:1,000
AD5523JCPZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Parametric Measurement Unit With Integrated 16-Bit Level Setting DACs
AD5530 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit DACs
AD5530_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input, Voltage Output 12-/14-Bit Digital-to-Analog Converters