- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9674 > AD9549ABCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9549ABCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/76頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9549A Mask Change 22/Oct/2010 |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，HSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750MHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD9549
Rev. D | Page 24 of 76
The resulting loop filter coefficients for the lower loop
bandwidth, along with the necessary programming values,
are shown as follows:
α = 0.005883404361345
α0 = 1542 (0x606)
α1 = 0 (0x00)
α2 = 7 (0x07)
β = 0.000003820176667
β0 = 16 (0x10)
β1 = 7 (0x07)
γ = 0.00000461136116
γ0 = 19 (0x13)
γ1 = 7 (0x07)
The AD9549 evaluation software generates these coefficients
automatically based on the user’s desired loop characteristics.
CLOSED-LOOP PHASE OFFSET
The AD9549 provides for limited control over the phase offset
between the reference input signal and the output signal by adding
a constant phase offset value to the output of the phase detector.
An adder is included at the output of the phase detector to support
is set via the DPLL phase offset bits.
06744-
028
PHASE
OFFSET
VALUE
PHASE
DETECTOR
LOOP
FILTER
TO CCI
FILTER
CLK
FEEDBACK
Figure 28. Input Phase Offset Adder
PLLOFFSET is a function of the phase detector gain and the
desired amount of timing offset (ΔtOFFSET). It is given by
PLLOFFSET = ΔtOFFSET(210 × 107 × FPFD_Gain
FPFD_Gain is described in the Fine Phase Detector section.
For example, suppose that FPFD_Gain = 200, fCLK = 3 MHz, and
1° of phase offset is desired. First, the value of ΔtOFFSET must be
determined, as follows:
ps
9
.
925
MHz
3
1
360
1
360
deg
=
=
CLK
OFFSET
t
Having determined ΔtOFFSET,
1896
)
200
10
2
ps(
9
.
925
7
10
=
×
=
OFFSET
PLL
The result has been rounded because PLLOFFSET is restricted to
integer values.
Note that the PLLOFFSET value is programmed as a 14-bit, twos
complement number. However, the user must ensure that the
magnitude is constrained to 12 bits, such that:
211 ≤ PLLOFFSET < +211
The preceding constraint yields a timing adjustment range of
±1 ns. This ensures that the phase offset remains within the
bounds of the fine phase detector.
LOCK DETECTION
Phase Lock Detection
During the phase locking process, the output of the phase
detector tends toward a value of 0, which indicates perfect
alignment of the phase detector input signals. As the control
loop works to maintain the alignment of the phase detector
input signals, the output of the phase detector wanders around 0.
The phase lock detector tracks the absolute value of the digital
samples generated by the phase detector. These samples are
compared to the phase lock detect threshold value (PLDT)
programmed in the I/O register map. A false state at the output
of the comparator indicates that the absolute value of a sample
exceeds the value in the threshold bits. A true state at the output
of the comparator indicates alignment of the phase detector
input signals to the degree specified by the lock detection
threshold.
06744-
029
ABSOLUTE
VALUE
DIGITAL
COMPARATOR
CONTROL LOGIC
UNLOCK
TIMER
LOCK
TIMER
PHASE LOCK DETECT
THRESHOLD
Y
X
CLOSE
LOOP
PHASE
LOCK
DETECT
RESET
P-DIVIDER
CLOCK
PHASE
DETECTOR
SAMPLES
I/O
REGISTERS
3
5
Figure 29. Phase Lock Detector Block Diagram
The phase lock detect threshold value is a 32-bit number stored
in the I/O register map.
(
)
Gain
FPFD
t
PLDT
_
10
2
round
7
10
×
=
where Δt is the maximum allowable timing error between the
signals at the input to the phase detector and the value of
FPFD_Gain is as described in the Fine Phase Detector section.
For example, suppose that fR/R = 3 MHz, FPFD_Gain = 200, and
the maximum timing deviation is given as 1°. This yields a Δt
value of
(
)
10
3
(
360
1
360
1
6
×
=
×
°
=
R
f
R
T
R
t
The resulting phase lock detect threshold is
1896
)
10
3
(
360
200
10
2
round
6
7
10
=
×
=
PLDT
Hence, 1896 (0x00000768) is the value that must be stored in
the phase lock detect threshold bits.
相關PDF資料 |
PDF描述 |
|---|---|
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM843001-212KA | IC CLK SYNTHESIZER FIBRE 8-TSSOP |
| MS27466T25F4S | CONN RCPT 56POS WALL MT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9549ABCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9549APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。