- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9674 > AD9549ABCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9549ABCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9549A Mask Change 22/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，HSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750MHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD9549
Rev. D | Page 33 of 76
FDBK_IN INPUTS
The feedback pins, FDBK_IN and FDBK_INB, serve as the input
to the feedback path of the digital PLL. Typically, these pins are
used to receive the signal generated by the DDS after it has been
band-limited by the external reconstruction filter.
A diagram of the FDBK input pins is provided in Figure 40,
which includes some of the internal components used to bias
the input circuitry. Note that the FDBK input pins are internally
biased to a dc level of ~1 V. Care should be taken to ensure that
any external connections do not disturb the dc bias because this
may significantly degrade performance.
06744-
040
15k
15k
~1pF
TO S-DIVIDER
AND CLOCK
OUTPUT SECTION
VSS
~1V
VSS
~2pF
+
FDBK_IN
FDBK_INB
Figure 40. Differential FDBK Inputs
REFERENCE INPUTS
Reference Clock Receiver
The reference clock receiver is the point at which the user
supplies the input clock signal that the synchronizer synthesizes
into an output clock. The clock receiver circuit is able to handle
a relatively broad range of input levels as well as frequencies
from 8 kHz up to 750 MHz.
Figure 41 is a diagram of the REFA and REFB input pins, which
includes some of the internal components used to bias the input
circuitry. Note that the REF input pins are internally biased by a
dc source, VB. Care should be taken to ensure that any external
connections do not disturb the dc bias because such a disturbance
may significantly degrade performance.
Note that support for redundant reference clocks is achieved by
using the two reference clock receivers (REFA and REFB).
06744-
041
8k
8k
~1pF
TO REFERENCE
MONITOR AND
SWITCHING LOGIC
VB
VSS
+
REFA_IN
(OR REFB_IN)
REFA_INB
(OR REFB_INB)
VDD
1pF
GND
Figure 41. Reference Inputs
To accommodate a variety of input signal conditions, the value
of VB is programmable via a pair of bits in the I/O register map.
Table 6. Setting of Input Bias Voltage (VB)
Reference Bias Level, Register 0x040F[1:0]
V
B
00 (default)
AVDD3 800 mV
01
AVDD3 400 mV
10
AVDD3 1600 mV
11
AVDD3 1200 mV
SYSCLK INPUTS
Functional Description
The SYSCLK pins are where an external time base is connected
to the AD9549 for generating the internal high frequency
system clock (fS).
The SYSCLK inputs can be operated in one of three modes:
SYSCLK PLL bypassed
SYSCLK PLL enabled with input signal generated externally
Crystal resonator with SYSCLK PLL enabled
A functional diagram of the system clock generator is shown in
06744-
042
1
0
1
0
1
0
BIPOLAR
EDGE
DETECTOR
2
WITH CRYSTAL
RESONATOR
2
1
0
2
SYSCLK
PLL
ENABLED
WITH EXTERNAL DRIVE
SYSCLK PLL BYPASSED
SYSCLK
PLL
MULTIPLIER
1
0
2× REFERENCE FREQUENCY DOUBLER
(I/O REGISTER BIT)
PD SYSCLK PLL
(I/O REGISTER BIT)
DAC
SAMPLE
CLOCK
LOOP_FILTER
SYSCLK
SYSCLKB
CLKMODESEL
2
Figure 42. System Clock Generator Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM843001-212KA | IC CLK SYNTHESIZER FIBRE 8-TSSOP |
| MS27466T25F4S | CONN RCPT 56POS WALL MT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9549ABCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9549APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。