- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄9674 > AD9549ABCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9549ABCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 61/76頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9549A Mask Change 22/Oct/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，HSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750MHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤(pán) |
| 產(chǎn)品目錄頁(yè)面： | 776 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
AD9549
Rev. D | Page 64 of 76
MONITOR (REGISTER 0x0300 TO REGISTER 0x0335)
Register 0x0300—Status
This register contains the status of the chip. This register is read-only and live update.
Table 74.
Bits
Bit Name
Description
7
Reserved
Reserved.
6
PFD frequency too high
This flag indicates that the frequency estimator failed and detected a PFD frequency that is too high.
This bit is relevant only if the user is relying on the frequency estimator to determine the input
frequency.
5
PFD frequency too low
This flag indicates that the frequency estimator failed and detected a PFD frequency that is too low.
This bit is relevant only if the user is relying on the frequency estimator to determine the input
frequency.
4
Frequency estimator done
True when the frequency estimator circuit has successfully estimated the input frequency. See the
Frequency Estimator section.
3
Reference selected
Reference selected.
0 = Reference A is active.
1 = Reference B is active.
2
Free run
DPLL is in holdover mode (free run).
1
Phase lock detect
This flag indicates that the phase lock detect circuit has detected phase lock. The amount of phase
adjustment is compared against a programmable threshold. Note that this bit can be set in single
tone and holdover modes and should be ignored in these cases.
0
Frequency lock detect
This flag indicates that the frequency lock detect circuit has detected frequency lock. This feature
compares the absolute value of the difference of two consecutive phase detector edges against a
programmable threshold. Because of this, frequency lock detect is more rigorous than phase lock
detect, and it is possible to have phase lock detect without frequency lock detect.
Register 0x0301—Status (Continued)
This register contains the status of the chip. This register is read-only and live update.
Table 75.
Bits
Bit Name
Description
7
Reserved
Reserved.
6
REFA valid
The reference validation circuit has successfully determined that Reference A is valid.
5
REFA LOR
A LOR (loss of reference) has occurred on Reference A.
4
REFA OOL
The OOL (out of limits) circuit has determined that Reference A is out of limits.
3
Reserved
Reserved.
2
REFB Valid
The reference validation circuit has successfully determined that Reference B is valid.
1
REFB LOR
A LOR (loss of reference) has occurred on Reference B.
0
REFB OOL
The OOL (out of limits) circuit has determined that Reference B is out of limits.
Register 0x0302 and Register 0x0303—IRQ Status
These registers contain the chip status (Registers 0x0300 and Register 0x0301) at the time of IRQ. These bits are cleared with an IRQ reset
(see Register 0x0012, Bit 5).
Register 0x0304—IRQ Mask
Table 76.
Bits
Bit Name
Description
[7:3]
Reserved
Reserved.
2
Reference changed
Trigger IRQ when active reference clock selection changes.
1
Leave free run
Trigger IRQ when DPLL leaves free-run (holdover) mode.
0
Enter free run
Trigger IRQ when DPLL enters free-run (holdover) mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM843001-212KA | IC CLK SYNTHESIZER FIBRE 8-TSSOP |
| MS27466T25F4S | CONN RCPT 56POS WALL MT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9549ABCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| AD9549APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。