- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9674 > AD9549ABCPZ (Analog Devices Inc)IC CLOCK GEN/SYNCHRONIZR 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9549ABCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 51/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK GEN/SYNCHRONIZR 64LFCSP |
| 產(chǎn)品變化通告： | AD9549A Mask Change 22/Oct/2010 |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率發(fā)生器，同步器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum |
| 輸入： | CMOS，LVDS，LVPECL |
| 輸出： | CMOS，HSTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 750MHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 776 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
AD9549
Rev. D | Page 55 of 76
Register 0x0023—PFD Divider
Table 22.
Bits
Bit Name
Description
[3:0]
PFD divider
Divide ratio for PFD clock from system clock. This is typically varied only in cases where the designer wishes
to run the DPLL phase detector fast while SYSCLK is run relatively slowly. The ratio is equal to PFD
divider × 4. For a 1 GHz system clock, the ADC runs at 1 GHz/20 = 50 MHz, and the DPLL phase detector
runs at half this speed, which, in this case, is 25 MHz.
DIGITAL PLL CONTROL AND DIVIDERS (REGISTER 0x0100 TO REGISTER 0X0130)
Register 0x0100—PLL Control
Table 23.
Bits
Bit Name
Description
[7:6]
Reserved
5
Single-tone mode
Setting this bit allows the AD9549 to output a tone open loop using FTW0 as DDS tuning word. This bit
must be cleared when Bit 0 (close loop) is set. This is very useful in debugging when the signal coming
into the AD9549 is questionable or nonexistent.
4
Disable frequency
estimator
The frequency estimator is normally not used but is useful when the input frequency is unknown or
needs to be qualified. This estimate appears in Register 0x0115 to Register 0x011A. The frequency
estimator is not needed when FTW0 (Register 0x01A6 to Register 0x01AB) is programmed. See the
Frequency Estimator section.
3
Enable frequency slew
limiter
This bit enables the frequency slew limiter that controls how fast the tuning word can change and is
useful for avoiding runt and stretched pulses during clock switchover and holdover transitions. These
values are set in Register 0x0127 to Register 0x012C. See the Frequency Slew Limiter section.
2
Reserved
Reserved.
1
Loop polarity
This bit reverses the polarity of the loop response.
0
Close loop
Setting this bit closes the loop. If Bit 4 of this register is cleared, the frequency estimator is used. If this
bit is cleared and the loop is opened, reset the CCI and LF bits of Register 0x0012 before closing the
loop again. A valid input reference signal must be present the first time the loop is closed. If no input
signal is present during the first time the loop is closed, the user must reset the digital PLL blocks by
writing 0xFF to Register 0x0012 before attempting to close the loop again.
Register 0x0101—R-Divider (DPLL Feedforward Divider)
Table 24.
Bits
Bit Name
Description
[7:0]
R-divider
Feedforward divider (also called the reference divider) of the DPLL. Divide ratio = 1 65,536. See the
Feedforward Divider (Divide-by-R) section. If the desired feedforward ratio is greater than 65,536, or if
the reference input signal on REFA or REFB is greater than 400 MHz, Bit 0 of Register 0x0103 must be
set. Note that the actual R-divider is the value in this register plus 1; to have an R-divider of 1, Register
0x0101 and Register 0x0102 must both be 0x00. Register 0x0101 is the least significant byte.
Register 0x0102—R-Divider (DPLL Feedforward Divider) (Continued)
Table 25.
Bits
Bit Name
Description
[15:8]
R-divider
Feedforward divider (also called the reference divider) of the DPLL. Divide ratio = 1 65,536. See the
Feedforward Divider (Divide-by-R) section. If the desired feedforward ratio is greater than 65,536, or if
the reference input signal on REFA or REFB is greater than 400 MHz, Bit 0 of Register 0x0103 must be
set. Note that the actual R-divider is the value in this register plus 1; to have an R-divider of 1, Register
0x0101 and Register 0x0102 must both be 0x00. Register 0x0101 is the least significant byte.
Register 0x0103—R-Divider (Continued)
Table 26.
Bits
Bit Name
Description
7
Falling edge triggered
Setting this bit inverts the reference clock before the R-divider.
[6:1]
Reserved
Reserved.
0
R-divider/2
Setting this bit enables an additional /2 prescaler, effectively doubling the range of the feedforward
divider. If the desired feedforward ratio is greater than 65,536, or if the reference input signal on REFA or
REFB is greater than 400 MHz, then this bit must be set.
相關PDF資料 |
PDF描述 |
|---|---|
| ADN2814ACPZ | IC CLOCK/DATA RECOVERY 32LFCSP |
| SM802105UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM802104UMG | IC SYNTHESIZER 2CH 24-QFN |
| SM843001-212KA | IC CLK SYNTHESIZER FIBRE 8-TSSOP |
| MS27466T25F4S | CONN RCPT 56POS WALL MT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9549ABCPZ-REEL7 | 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9549APCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer |
| AD9549BCPZ | 制造商:Analog Devices 功能描述: |
| AD9549BCPZ-REEL7 | 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel |
| AD9549BCPZ-TR | 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。