參數(shù)資料
型號(hào)： AD9549ABCPZ
廠商： Analog Devices Inc
文件頁數(shù)： 3/76頁
文件大?。?/td> 0K
描述： IC CLOCK GEN/SYNCHRONIZR 64LFCSP
產(chǎn)品變化通告： AD9549A Mask Change 22/Oct/2010
標(biāo)準(zhǔn)包裝： 1
類型： 時(shí)鐘/頻率發(fā)生器，同步器
PLL： 是
主要目的： 以太網(wǎng)，SONET/SDH，Stratum
輸入： CMOS，LVDS，LVPECL
輸出： CMOS，HSTL
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 750MHz
電源電壓： 1.71 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 托盤
產(chǎn)品目錄頁面： 776 (CN2011-ZH PDF)
AD9549
Rev. D | Page 11 of 76
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
20, 21
O
PFD_VRB,
PFD_VRT
These pins must be capacitively decoupled. See the Phase Detector Pin
Connections section for details.
22
O
Current set
resistor
PFD_RSET
Connect a 5 k resistor from this pin to ground (see the Phase Detector Pin
27
I
Differential
input
SYSCLK
System Clock Input. The system clock input has internal dc biasing and should
always be ac-coupled, except when using a crystal. Single-ended 1.8 V CMOS
can also be used, but it may introduce a spur caused by an input duty cycle
that is not 50%. When using a crystal, tie the CLKMODESEL pin to AVSS, and
connect crystal directly to this pin and Pin 28.
28
I
Differential
input
SYSCLKB
Complementary System Clock. Complementary signal to the input provided
on Pin 27. Use a 0.01 μF capacitor to ground on this pin if the signal provided
on Pin 27 is single-ended.
31
O
LOOP_FILTER
System Clock Multiplier Loop Filter. When using the frequency multiplier to
drive the system clock, an external loop filter must be constructed and attached to
this pin. This pin should be pulled down to ground with a 1 k resistor when
the system clock PLL is bypassed. See Figure 44 for a diagram of the system
clock PLL loop filter.
32
I
1.8 V CMOS
CLKMODESEL
Clock Mode Select. Set to GND when connecting a crystal to the system clock
input (Pin 27 and Pin 28). Pull up to 1.8 V when using either an oscillator or an
external clock source. This pin can be left floating when the system clock PLL is
bypassed. (See the SYSCLK Inputs section for details on the use of this pin.)
33, 39, 43, 52
O
GND
AVSS
Analog Ground. Connect to ground.
34
O
1.8 V HSTL
OUTB
Complementary HSTL Output. See the Specifications and Primary 1.8 V
Differential HSTL Driver sections for details.
35
O
1.8 V HSTL
OUT
sections for details.
37
I
Power
AVDD3
Analog Supply for CMOS Output Driver. This pin is normally 3.3 V but can be
1.8 V. This pin should be powered even if the CMOS driver is not used. See the
Power Supply Partitioning section for power supply partitioning.
38
O
3.3 V CMOS
OUT_CMOS
Frequency Multiplier sections. This pin is 1.8 V CMOS if Pin 37 is set to 1.8 V.
40
I
Differential
input
FDBK_INB
Complementary Feedback Input. In standard operating mode, this pin is
connected to the filtered DAC_OUTB output. This internally biased input is
typically ac-coupled, and when configured as such, can accept any differential
signal whose single-ended swing is at least 400 mV.
41
I
Differential
input
FDBK_IN
Feedback Input. In standard operating mode, this pin is connected to the
filtered DAC_OUT output.
48
O
Current set
resistor
DAC_RSET
DAC Output Current Setting Resistor. Connect a resistor (usually 10 k) from
this pin to GND. See the DAC Output section.
50
O
Differential
output
DAC_OUT
DAC Output. This signal should be filtered and sent back on chip through
FDBK_IN input. This pin has an internal 50 pull-down resistor.
51
O
Differential
output
DAC_OUTB
Complementary DAC Output. This signal should be filtered and sent back on
chip through FDBK_INB input. This pin has an internal 50 pull-down resistor.
56
I/O
3.3 V CMOS
REFSELECT
Reference Select Input. In manual mode, the REFSELECT pin operates as a high
impedance input pin; and in automatic mode, it operates as a low impedance
output pin. Logic 0 (low) indicates/selects REFA. Logic 1 (high) indicates/selects
REFB. There is no internal pull-up/pull-down resistor on this pin.
57
I/O
3.3 V CMOS
HOLDOVER
Holdover (Active High). In manual holdover mode, this pin is used to force the
AD9549 into holdover mode. In automatic holdover mode, it indicates
holdover status. There is no internal pull-up/pull-down resistor on this pin.
58
I
3.3 V CMOS
PWRDOWN
Power-Down. When this active high pin is asserted, the device becomes
inactive and enters the full power-down state. This pin has an internal 50 k
pull-down resistor.
59
I
3.3 V CMOS
RESET
Chip Reset. When this active high pin is asserted, the chip goes into reset. Note
that on power-up, it is recommended that the user assert a high to low edge
after the power supplies reach a threshold and stabilize. This pin has an
internal 50 k pull-down resistor.
相關(guān)PDF資料
PDF描述
ADN2814ACPZ IC CLOCK/DATA RECOVERY 32LFCSP
SM802105UMG IC SYNTHESIZER 2CH 24-QFN
SM802104UMG IC SYNTHESIZER 2CH 24-QFN
SM843001-212KA IC CLK SYNTHESIZER FIBRE 8-TSSOP
MS27466T25F4S CONN RCPT 56POS WALL MT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9549ABCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9549APCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*