參數(shù)資料
型號(hào): AM79C970
廠商: Advanced Micro Devices, Inc.
英文描述: PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
中文描述: PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線
文件頁(yè)數(shù): 110/168頁(yè)
文件大小: 943K
代理商: AM79C970
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)當(dāng)前第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)
P R E L I M I N A R Y
AMD
1-977
Am79C970
BCR0: Master Mode Read Active
Bit
Name
Description
31–16 RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. After H_RE-
SET, the value in this register will
be 0005h. The settings of this
register will have no effect on any
PCnet-PCI controller function.
Writes to this register have no ef-
fect on the operation of the
PCnet-PCI controller and will not
alter the value that is read.
15–0 MSRDA
BCR1: Master Mode Write Active
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. After H_RE-
SET, the value in this register will
be 0005h. The settings of this
register will have no effect on any
PCnet-PCI controller function.
Writes to this register have no ef-
fect on the operation of the
PCnet-PCI controller and will not
alter the value that is read.
15–0 MSWRA
BCR2: Miscellaneous Configuration
Bit
Name
Description
Note that all bits in this register
are programmable through the
EEPROM PREAD operation.
Reserved locations. Written as
ZEROs and read as undefined.
Reserved location. Written and
read as ZERO.
When set, this bit allows external
loopback packets to pass onto
the network through the TMAU
interface, if the TMAU interface
has been selected. If the TMAU
interface has not been selected,
then this bit has no effect.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
Reserved locations. Written and
read as ZERO.
IEEE Shadow Ram Write En-
able. The PCnet-PCI controller
contains a shadow RAM on
board for storage of the IEEE ad-
dress
following
31–16 RES
15
RES
14
TMAULOOP
13–9
RES
8
IESRWE
the
serial
EEPROM read operation. Ac-
cesses to APROM I/O Re-
sources will be directed toward
this RAM. When IESRWE is set
to a ONE, then write access to
the shadow RAM will be enabled.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
Reserved location. The default of
this bit is zero. Writing a ONE to
this bit has no effect on the op-
eration
of
the
controller.
This reserved location is cleared
by H_RESET and is unaffected
by S_RESET or STOP.
Reserved locations. Written and
read as ZERO.
This bit selects one of two differ-
ent sleep modes.
If AWAKE=1 and the
SLEEP
pin
is asserted, the PCnet-PCI con-
troller goes into snooze mode. If
AWAKE=0 and the
SLEEP
pin is
asserted, the PCnet-PCI control-
ler goes into coma mode. See
Power Saving Modes section for
more details.
This bit only has meaning when
the 10BASE-T network interface
is selected.
This bit is reset to ZERO by
H_RESET and is unaffected by
S_RESET or STOP.
Auto Select. When set, the
PCnet-PCI controller will auto-
matically select the operating
media interface port. If ASEL has
been set to a ONE, then when the
10BASE-T transceiver is in the
link pass state (due to receiving
valid frame data and/or Link Test
pulses or the DLNKTST bit is
set), the 10BASE-T port will be
used. If ASEL has been set to a
ONE, then when the 10BASE-T
port is in the link fail state, the AUI
port will be used. Switching be-
tween the ports will not occur dur-
ing transmission, to avoid any
type of fragment generation.
When ASEL is set to ONE, Link
Beat Pulses will be transmitted
on the 10BASE-T port, regard-
less of the state of Link Status.
When ASEL is reset to ZERO,
Link Beat Pulses will only be
transmitted on the 10BASE-T
7
RES
PCnet-PCI
6–3
RES
2
AWAKE
1
ASEL
相關(guān)PDF資料
PDF描述
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
AM79C972BKIW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970A 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk