- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970 (Advanced Micro Devices, Inc.) PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C970 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| 中文描述： | PCnetTM - PCI單芯片以太網(wǎng)控制器的PCI總線 |
| 文件頁數(shù)： | 115/168頁 |
| 文件大?。?/td> | 943K |
| 代理商： | AM79C970 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當(dāng)前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁
AMD
P R E L I M I N A R Y
1-982
Am79C970
4–0
RES
Reserved locations. Written as
ZEROS, read as undefined.
BCR17: I/O Base Address Upper
Bit
Name
Description
Note that all bits in this register
are programmable through the
EEPROM PREAD operation.
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. After H_RE-
SET, the value in this register will
be undefined. The settings of this
register will have no affect on any
PCnet-PCI controller function.
IOBASEU is not affected by
S_RESET or STOP.
31–16
RES
15–0 IOBASEU
BCR18: Burst Size and Bus Control
Register
Bit
Name
Description
Note that all bits, except bit 7, in
this register are programmable
through the EEPROM PREAD
operation.
Reserved locations. Written as
ZEROs and read as undefined.
Reserved locations. After H_RE-
SET, these five bits will read
00100b. The settings of these
bits will have no affect on any
PCnet-PCI controller function.
Writes to these bits have no af-
fect on the operation of PCnet-
PCI controller.
RES is set to 00100b by H_RE-
SET and is not affected by
S_RESET or STOP.
Reserved location. Must be writ-
ten as ZERO. Writing a one to
this bit may cause the PCnet-PCI
controller to malfunction in a
system.
This reserved location is cleared
by H_RESET and is not affected
by S_RESET or STOP.
Reserved location. Written as
ZERO and read as undefined.
This reserved location is cleared
by H_RESET and is not affected
by S_RESET or STOP.
Reserved bit. Must be written as
a ONE. Will be read as a ONE.
31–16
RES
15–11
RES
10
RES
9
RES
8
RES
This reserved location is SET by
H_RESET and is not affected by
S_RESET or STOP.
Double Word I/O. When set, this
bit indicates that the PCnet-PCI
controller is programmed for
DWIO mode. When cleared, this
bit indicates that the PCnet-PCI
controller is programmed for
Word I/O mode. This bit affects
the I/O Resource Offset map and
it affects the defined width of the
PCnet-PCI controller’s I/O re-
sources. See the DWIO and WIO
sections for more details.
The PCnet-PCI controller will set
DWIO if it detects a DWORD
writeaccess to offset 10h from
the PCnet-PCI controller I/O
base address (corresponding to
the RDP resource). A double-
word write access to offset 10h is
the only way that the DWIO bit
can be set. DWIO cannot be set
by a direct write to BCR18.
Once the DWIO bit has been set
to a ONE, only a H_RESET can
reset it to a ZERO.
DWIO is read only by the host.
DWIO is cleared by H_RESET
and is not affected by S_RESET
or STOP.
Burst Read Enable. When set,
this bit enables Linear Bursting
during memory read accesses,
where Linear Bursting is defined
to mean that only the first transfer
in the current bus arbitration will
contain an address phase. Sub-
sequent transfers will consist of
data phases only. When cleared,
this bit prevents the part from
performing linear bursting during
read accesses. In no case will the
part linearly burst a descriptor ac-
cess or an initialization access.
BREADE should be set to ONE
when the PCnet-PCI controller is
used in a PCI bus application.
The use of burst transfers guar-
antees maximum performance
during memory read operations.
BREADE is cleared by H_RE-
SET and is not affected by S_RE-
SET or STOP.
7
DWIO
6
BREADE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。